Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
DS2181AN
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P32
DS2181A
28 of 32
AC
E
L
E
C
T
RI
C
AL
C
H
AR
AC
T
E
R
I
S
T
I
C
S
1,2
SERIAL PORT
(0
°
C to 70
°
C; V
DD
= 5.0
V ± 5%)
PARAM
ETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
SDI
to SC
LK Setup
t
DC
50
ns
SCLK to SDI
Hold
t
CDH
50
ns
SC
LK Lo
w Ti
me
t
CL
244
ns
SCLK High Time
t
CH
244
ns
SCLK Rise
and Fall Time
t
R,
t
F
100
ns
CS
to SCL
K Setup
t
CC
50
ns
SCLK to
CS
Hold
t
CCH
50
ns
CS
I
n
active Time
t
CWH
2.5
ns
SLK to SDO Valid
t
CDV
200
ns
CS
to SDO High Z
t
CDZ
75
ns
NOTES:
1.
Measured at V
IH
=2.0 V; V
IL
=.8 V and 10 ns maximum rise and fall time.
2.
Output load capacitance =
100 pF.
AC
E
L
E
C
T
RI
C
AL
C
H
AR
AC
T
E
R
I
S
T
I
C
S
1,2
– TRA
NSMIT
(0
°
C to 70
°
C; V
DD
= 5.0
V ± 5%)
PARAM
ETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
TCLK Period
t
P
488
ns
TCLK Pulse Width
t
WL,
t
WH
244
ns
TCLK
Raise & Fall
Time
t
W,
t
R
20
ns
TSER, TSD, TIND and TXD
Setup to TCLK
Falling
t
STD
50
ns
TSER, TSD, TIND and TXD
Hold to TCLK Falling
t
HTD
50
ns
TFSYNC, TMSYNC S
etup to
TCLK Fa
lling
t
STS
75
ns
TFSYNC, TMSYNC Hold to
TCLK Fa
lling
t
HTS
50
ns
Propagation Delay TCLK to
TCHCLK, TSTS, TMO, TAF
t
PTS
75
ns
NOTES:
1.
Measured at V
IH
= 2.0V; V
IL
= .8V and 10 ns maximum rise and fall time.
2.
Output load capacitance =
100 pF.
DS2181A
29 of 32
AC
E
L
E
C
T
RI
C
AL
C
H
AR
AC
T
E
R
I
S
T
I
C
S
1,2
– REC
EIVE
(0
°
C to 70
°
C; V
DD
= 5.0
V ± 5%)
PARAM
ETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Propagation Delay RCLK to
RMSYNC, RFSYNC
, RSTS,
RCHCLK
, RAF
t
PRS
75
ns
Propagation Delay RCLK to
RSER, RSD
t
PRD
75
ns
Transition Time All Outputs
t
TTR
20
ns
RCLK Pe
riod
t
P
488
ns
RCLK Pulse
Width
t
WL,
t
WH
244
ns
RCLK Rise a
nd Fall Times
t
R,
t
F
20
ns
RPOS, RNEG Setup to RCL
K
Falling
t
SRD
50
ns
RPOS, RNEG Hold to RCL
K
Falling
t
HRD
50
ns
Propagation Delay RCLK to
RLOS, RRA, RB
A, RFER,
RDMA, RCL
t
PRA
75
ns
Minimum
RST
Pulse Width
t
RST
1µ
s
NOTES:
1.
Measured at V
IH
= 2.0V; V
IL
= .8V and 10 ns maximum rise and fall times.
2.
Output load capacitance =
100 pF.
CAPACIT
ANCE
(t
A
=25
°
C)
PARAM
ETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Input Capacitance
C
IN
5p
F
Output Capacitance
C
OUT
7p
F
DS2181A
30 of 32
TR
AN
S
M
I
T
AC
T
I
M
I
NG
D
I
AG
R
AM
Figure 30
RECEIVE AC TIMING DI
A
GR
A
M
Figure 31
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P32
DS2181AN
Mfr. #:
Buy DS2181AN
Manufacturer:
Maxim Integrated
Description:
Telecom Interface ICs CEPT Primary Rate Transceiver
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
DS2181AN
DS2181A+
DS2181AQN+
DS2181AQ+