NCN6000
http://onsemi.com
31
Security Features
In order to protect both the interface and the external smart
card, the NCN6000 provides security features to prevent
catastrophic failures as depicted here after.
Pin Current Limitation: In the case of a short circuit to
ground, the current forced by the device is limited to 15 mA
for any pins, except CRD_CLK pin. No feedback is
provided to the external MPU.
DC−DC Operation: The internal circuit continuously
senses the CRD_VCC voltage and, in the case of either over
or undervoltage situation, update the STATUS register
accordingly. This register can be read out by the MPU.
Battery Voltage: Both the Over and Undervoltage are
detected by the NCN6000, a POWER_DOWN sequence
and the STATUS register being updated accordingly. The
external MPU can read the STATUS pin to take whatever is
appropriate to cope with the situation.
ESD Protection
The NCN6000 includes silicon devices to protect the pins
against the ESD spikes voltages. To cope with the different
ESD voltages developed across these pins, the built−in
structures have been designed to handle either 2.0 kV, when
related to the microcontroller side, or 8.0 kV when
connected with the external contacts. Practically, the
CRD_RST, CRD_CLK, CRD_IO and CRD_DET pins can
sustain 8 kV, the digital pins being capable to sustain 2 kV.
The CRD_VCC pin has the same 8 kV ESD protection, but
can source up to 55 mA continuously, the absolute
maximum current being 100 mA.
To save as much battery current as possible when no card
is inserted, one should use a Normally Open Card Detection
switch connected pin 11. Since the internal card detection
circuit source 10 A (typical) to bias the switch, using a
Normally Open avoid this direct sink to ground from the
battery.
Parallel Operation
When two or more NCN6000 operate in parallel on a
common digital bus, the Chip Select pin allows the selection
of one chip from the bank of the paralleled devices. Of
course, the external MPU shall provide one unique CS line
for each of the NCN6000 considered interfaces. When a
given interface is selected by CS = L, all the logic inputs
becomes active, the chip can be programmed or/and the
external card can be accessed. When CS = H, all the input
logic pins are in the high impedance state, thus leaving the
bus available for other purpose. On the other hand, when
CS = H, the CRD_IO and CRD_RST hold the previous I/O
and RESET logic state, the CRD_CLK being either active
or stopped, according to the programmed state forced by the
MPU.
Since there is one single I/O line to communicate with the
external microcontroller, one should provide a software
routine to save the code when data exchanged are performed
between the two cards. Generally speaking, the internal
microcontroller RAM can be used to support such a
transaction.
The CRD_VCC voltage and CRD_CLK signal of each
NCN6000 can be operated simultaneously, these two pins
being activated even when the related chip select is High. As
depicted in Figure 14, the DC−DC converter is not
deactivated when PWR_ON goes to Low when CS = High.
Minimum Power Consumption
To achieve a minimum current consumption, the interface
shall be programmed as follow:
1. Turn off the DC−DC converter : this will
disconnect the smart card if still inserted in the
socket), reducing the power supply to the
minimum needed to control the interface.
2. Force the input signals to a logic High to avoid
current flowing through the pull up resistors. This
applies to the here below table:
INT Pin 9
CS Pin 6
STATUS Pin 5
I/O Pin 8
CRD_IO Pin 14
To save as much battery current as possible when no card
is inserted, one should use a Normally Open Card Detection
switch connected pin 11 to ground. Since the internal card
detection circuit source is 10 A (typical), using such a NO
switch saves the direct sink to ground current from the
battery to ground.
During this mode of operation, the only active sub
functions are the card detection and the battery monitoring.
The activity resume immediately after either a card
insertion, or a CS = Low signal applied to pin 6.
NCN6000
http://onsemi.com
32
Printed Circuit Board Layout
Since the NCN6000 carries high speed currents together
with high frequency clock, the printed circuit board must be
carefully designed to avoid the risk of uncontrolled
operation of the interface.
A typical single−sided PCB layout is provided in
Figure 34 highlighting the ground technique.
The card socket uses a low cost ISO only version, all the
parts being located on the Component side. Connector J3
makes reference to the microcontroller used by the final
application. Of course, the connector is not necessary and
standard copper tracks might be used to connect the MPU to
the NCN6000 interface chip.
2335 mis (60 mm)
2760 mis (70 mm)
U1
NCN6000
SMARTCARD ISO CONTACTS
MPU
V
supply
+V
bat
C4
CLK
RST
GROUND
C8
I/O
V
PP
GND
Figure 34. Typical Single Sided Printed Circuit Board Layout
Application Note
A partial schematic diagram of the demo board designed
to support the NCN6000 applications is depicted in
Figure 35. This schematic diagram highlights the interface
between the microcontroller and the Smart Card, leaving
aside the peripherals used to control the MPU.
Conclusion
From a practical stand point, the CRD_VCC output
capacitor has been split into two 6.8 F/10 V/X7R, one
being located as close as possible across pins 13 and 17 of
the NCN6000, the second one being located close by the
smart card physical connector. On the other hand, care has
been observed to minimize the cross coupling between the
clock signals (both Input and CRD_CLK) and the other
signals presents on the board.
The microcontroller holds the software necessary to
program the NCN6000, together with the code handling the
T0 operation. Provisions are made to provide a
communication link with an external computer by using the
RS232 standard port.
Due to the Chip Select signal, several NCN6000 can share
a common data bus as depicted in Figure 36. In this example,
two interfaces are connected to a single MPU, the CS pins
being controlled by two different signals.
NCN6000
http://onsemi.com
33
Figure 35. NCN6000 Single Interface Demo Board
GND
PC0
PC1
PC2
PC3
PC4
PC5
PC7
XIRQ
PC6
L1
22 H
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
A0
A1
PGM
PWR_ON
STATUS
CS
RESET
I/O
INT
CLOCK_IN
V
bat
L
out_H
L
out_L
PWR_GND
GROUND
CRD_V
CC
CRD_IO
CRD_CLK
CRD_RST
CRD_DET
C2
SMARTCARD_B
J2
ISO7816
GND
NCN6000
VCC
10 F/6.3 V
U1
C1
C9
4.7 F/10 V
A0
A1
PGM
PWR_ON
STATUS
CS
RESET
I/O
CLK
C8
I/O
VPP
GND
C4
CLK
RST
VCC
Swb
E
PD0/RXD
PD1/TD
PD2
9
10
11
12
13
14
15
16
20
19
5
20
21
22
PA4
PA5
PA6
PA7
XTAL
30
29
28
27
IN
RESET
GND
C11
2.2 F
16 V
RESET
SW13
U5
MC34164
C10
4.7 F/10 V
GND
0.1 F/25 V
Swa
8
7
6
5
4
3
2
1
18
17
GND
GND
IRQ
R7 4.7k
VCC
16
INT
PD3
23
PD4
24
PD5
25
TX
RX
R8
4.7k
R10
4.7k
VCCVCC
VSS
VRL
VRH
MODB
MODA
C4
0.1 F/25 V
R14
10 R
GND
R20
4.7 k
R21
4.7 k
VCC
51
52
2
4
3
6
STRA
STRB
RST
17
1
R9
4.7k
VCC
R16
220 R
VCC
GND
R16
220 R
GND
1
3
2
1
2
3
4
5
6
VCC
R6
10 M
C6
22 pF
C7
22 pF
Y1
8 MHz
GND
GND
VCC
C2
0.1 F/25 V
GND
10 F/6.3 V
C1
EXTAL
26
7
8
VDD
PA0
PA1
PA2
PA3
34
33
32
31
PE0
PE1
PE2
PE3
43
45
47
49
PE4
PE5
PE6
PE7
44
46
48
50
PB7
PB6
PB5
PB4
35
36
37
38
PB3
PB2
PB1
PB0
39
40
41
42
U1
68HC11E9
SW DIP−2
1 = Mode B
2 = Mode A
S?
R1 10k

NCN6000DTBG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
IC SMART CARD COMPACT 20-TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet