MAX1401
+3V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
______________________________________________________________________________________ 25
Reference Input
The MAX1401 is optimized for ratiometric measure-
ments and includes a fully differential reference input.
Apply the reference voltage across REFIN+ and REFIN-,
ensuring that REFIN+ is more positive than REFIN-.
REFIN+ and REFIN- must be between AGND and V+.
The MAX1401 is specified with a +1.25V reference.
Modulator
The MAX1401 performs analog-to-digital conversion
using a single-bit, second-order, switched-capacitor
modulator. A single comparator within the modulator
quantizes the input signal at a much higher sample rate
than the bandwidth of the signal to be converted. The
quantizer then presents a stream of 1s and 0s to the
digital filter for processing, to remove the frequency-
shaped quantization noise.
The MAX1401 modulator provides 2nd-order frequency
shaping of the quantization noise resulting from the
single-bit quantizer. The modulator is fully differential
for maximum signal-to-noise ratio and minimum sus-
ceptibility to power-supply noise.
The modulator operates at one of a total of eight differ-
ent sampling rates (f
M
) determined by the master clock
frequency (f
CLKIN
), the X2CLK bit, the CLK bit, and the
modulator frequency control bits MF1 and MF0. Power
dissipation is optimized for each of these modes by
controlling the bias level of the modulator. Table 15
shows the input and reference sample rates.
PGA
A programmable gain amplifier (PGA) with a user-
selectable gain of x1, x2, x4, x8, x16, x32, x64, or x128
(Table 6) precedes the modulator. Figure 8 shows the
default bipolar transfer function with the following illus-
trated codes: 1) PGA = 0, DAC = 0; 2) PGA = 3, DAC =
0; or 3) PGA = 3, DAC = 3.
Output Noise
Tables 16a and 16b show the rms noise for typical out-
put frequencies (notches) and -3dB frequencies for the
MAX1401 with f
CLKIN
= 2.4576MHz. The numbers
given are for the bipolar input ranges with V
REF
=
+1.25V, with no buffer (BUFF = 0) and with the buffer
inserted (BUFF = 1). These numbers are typical and
are generated at a differential analog input voltage of 0.
Figure 7 shows graphs of Effective Resolution vs. Gain
and Notch Frequency. The effective resolution values
were derived from the following equation:
Effective Resolution = (SNR
dB
- 1.76dB) / 6.02
The maximum possible signal divided by the noise of
the device, SNR
dB
, is defined as the ratio of the input
full-scale voltage (i.e., 2 · V
REFIN
/ GAIN) to the output
rms noise. Note that it is not calculated using peak-to-
peak output noise numbers. Peak-to-peak noise num-
bers can be up to 6.6 times the rms numbers, while
effective resolution numbers based on peak-to-peak
noise can be 2.5 bits below the effective resolution
based on rms noise, as quoted in the tables.
Table 14. R
EXT
, C
EXT
Values for Less than 16-Bit Gain Error in Buffered (BUFF = 1)
Mode; All Modulator Sampling Frequencies (MF1, MF0 = XX); X2CLK = 0; f
CLKIN
=
2.4576MHz
10 10
10 10 102
10 10 10
10
4
1
C
EXT
= 0pF C
EXT
= 50pF C
EXT
= 100pF
10 10
10 10 10
10 10 10
PGA GAIN
10
C
EXT
= 500pF C
EXT
= 1000pF C
EXT
= 5000pF
EXTERNAL RESISTANCE, R
EXT
(k)
10 10
10 10 1016
10 10 10
10
32
8 10 10
10 10 10
10 10 10
10
10 10 1064
10 10 10128
10 10 10
10 10 10
MAX1401
+3V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
26 ______________________________________________________________________________________
Table 15. Modulator Operating Frequency, Sampling Frequency, and 16-Bit Data
Output Rates
Table 16a. Noise vs. Gain and Output Data Rate—Unbuffered Mode, V
REF
= 1.25V,
f
CLKIN
= 2.4576MHz
Note: Default condition is in bold print.
2.048
2.048
0
0
2.048 01.024
2.048 0
4.9152
12.4576
1.024
1.024
4.9152 1
CLK
CLKIN FREQUENCY,
f
CLKIN
(MHz)
16 8
32 16 40, 50
2.4576
64
1.024
32
128 64
38.4
80, 100
20, 25
19.2 50, 60
76.8
AIN/REFIN
SAMPLING
FREQUENCY,
f
S
(kHz)
MODULATOR
FREQUENCY,
f
M
(kHz)
AVAILABLE
OUTPUT
DATA RATES
AT 16-BIT
ACCURACY
(sps)
38.4 100, 120
160, 200
4.9152 12.4576
4.9152 12.4576
153.6 76.8 200, 240
307.2 153.6 400, 480
0
1
0
1
0
0
MF1
1
1
0
1
1
0
0
1
MF0
0
1
X2CLK = 0
DEFAULT
X2CLK = 1
-3dB
FREQ.
(Hz)
50 13.1
OUTPUT
DATA
RATE
(sps)
5.42 3.03 1.70 1.11 1.06 1.05 1.05
TYPICAL OUTPUT NOISE (µV
RMS
)
FOR VARIOUS PROGRAMMABLE GAINS
1.04
BIT
STATUS
FS1:FS0 = 0
60 15.7 5.91 3.20 1.90 1.25 1.13 1.18 1.15 1.15 FS1:FS0 = 1
300 78.6 80.5 38.6 20.6 10.3 5.73 3.62 2.84 2.67 FS1:FS0 = 2
600
157.2 441 236 112 54.8 29.2 14.5 7.61
5.13 FS1:FS0 = 3
MF1:MF0 = 1
100
26.2 5.53 2.96 1.73 1.13 1.06 1.06 1.08 1.05 FS1:FS0 = 0
120 31.4 6.06 3.28 1.90 1.25 1.17 1.11 1.12 1.11 FS1:FS0 = 1
600 157.2 81.5 39.9 19.6 10.2 5.45 3.49 2.72 2.59 FS1:FS0 = 2
1200
314.4 450 232 115 53.4 27.8 14.7 8.00
5.08 FS1:FS0 = 3
MF1:MF0 = 2
200
52.4 5.39 2.92 1.70 1.09 1.06 1.02 1.02 1.03 FS1:FS0 = 0
240 62.9 6.27 3.28 1.89 1.20 1.18 1.14 1.17 1.11 FS1:FS0 = 1
1200 314.4 77.8 40.1 20.1 10.0 5.53 3.56 2.74 2.59 FS1:FS0 = 2
2400
628.8 431 232 109 54.9 28.2 14.1 8.08
4.99 FS1:FS0 = 3
MF1:MF0 = 3
400
104.8 5.36 3.00 1.82 1.17 1.10 1.06 1.10 1.11
FS1:FS0 = 0
480 125.7 5.88 3.25 1.94 1.28 1.26 1.16 1.17 1.15 FS1:FS0 = 1
2400 628.8 79.7 39.6 20.2 10.5 5.74 3.63 3.02 2.76 FS1:FS0 = 2
4800 1258 441 227 111 55.5 29.7 14.6 7.73 5.43 FS1:FS0 = 3
MF1:MF0 = 0x128
x64x32x16x8x4x2
x1
MAX1401
+3V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
______________________________________________________________________________________ 27
Table 16b. Noise vs. Gain and Output Data Rate—Buffered Mode, V
REF
= 1.25V,
f
CLKIN
= 2.4576MHz
10
12
11
14
13
16
15
17
19
18
20
1482 163264128
GAIN (V/V)
EFFECTIVE RESOLUTION (BITS)
10
12
11
14
13
16
15
17
19
18
20
1482 16 32 64 128 256
256
GAIN (V/V)
EFFECTIVE RESOLUTION (BITS)
CLK = 1
FS1: FS0 = 0 or 1
FS1: FS0 = 2
FS1: FS0 = 3
CLK = 1
FS1: FS0 = 0 or 1
FS1: FS0 = 2
FS1: FS0 = 3
a) BUFF = 0
b) BUFF = 1
Figure 7. Effective Resolution vs. Gain and Notch Frequency
-3dB
FREQ.
(Hz)
50 13.1 5.72 3.21
OUTPUT
DATA
RATE
(sps)
2.10 1.41 1.42 1.44 1.38
TYPICAL OUTPUT NOISE (µV
RMS
)
FOR VARIOUS PROGRAMMABLE GAINS
1.34
BIT
STATUS
FS1:FS0 = 0
60 15.7 6.29 3.57 2.30 1.55 1.61 1.56 1.49 1.56 FS1:FS0 = 1
300 78.6 80.6 39.8 19.3 10.2 6.14 4.25 3.03 3.52 FS1:FS0 = 2
600
157.2 436 225 116 57.1 28.8 15.0 8.70
5.99 FS1:FS0 = 3
MF1:MF0 = 1
100
26.2 5.82 3.35 2.08 1.43 1.37 1.36 1.35 1.31 FS1:FS0 = 0
MF1:MF0 = 3
400
104.8 5.60 3.10 1.85 1.32 1.24 1.25 1.19
1.21 FS1:FS0 = 0
480 125.7 6.18 3.47 2.02 1.38 1.37 1.29 1.33 1.33 FS1:FS0 = 1
2400 628.8 76.3 39.3 20.8 9.83 5.92 3.92 3.92 3.07 FS1:FS0 = 2
120 31.4 6.01 3.65 2.27 1.51 1.51 1.50 1.50 1.47 FS1:FS0 = 1
600 157.2 77.7 40.1 20.2 10.6 5.93 4.19 3.54 3.23 FS1:FS0 = 2
1200 314.4 434 222 111 57.0 28.3 14.8 8.37
5.81 FS1:FS0 = 3
MF1:MF0 = 2
200
52.4 5.82 3.07 1.87 1.26 1.20 1.18 1.15
1.17 FS1:FS0 = 0
240 62.9 6.17 3.54 2.09 1.45 1.30 1.27 1.31 1.29 FS1:FS0 = 1
1200 314.4 79.0 41.1 19.8 10.5 5.68 3.68 3.14 2.99 FS1:FS0 = 2
2400
628.8 439 226 111 57.9 28.7 15.4 8.26
5.32 FS1:FS0 = 3
4800 1258 455 225 114 57.1 29.9 14.5 8.13 5.55 FS1:FS0 = 3
MF1:MF0 = 0
x128x64x32x16x8x4x2
x1

MAX1401EAI+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Analog to Digital Converters - ADC 18-Bit 5Ch 4.8ksps 1.25V Precision ADC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet