TJA1102_SDS All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.
Product short data sheet Rev. 1 — 1 November 2017 7 of 19
NXP Semiconductors
TJA1102
100BASE-T1 Dual PHY for Automotive Ethernet
5.1.2 Clocking scheme with RMII and clock provided by the switch
One of the TJA1102 devices could be replaced by a TJA1102S if only three PHYs are needed.
Fig 3. Typical RMII switch application with SJA1105 (XTAL at SJA1105)
DDD
95(*
&21
9
%$7
VZLWFKVXSSO\
'8$/3+<
7-$
+267&21752//(5
6-$
3
9
%$7
(1
;2
0+]
SSP
;,
567B1
50,,[
0'&
0',2
5()B&/.0+]
5()B&/.0+]
,17B1
,1+
9
9RSW
&21
3
&21
'8$/3+<
7-$
3
9
%$7
(1
567B1
50,,[
5*0,,
63,
0'&
0',2
,17B1
567B1
(1
,17B1
,17B1
0',2
0'&
,1+
:$.(B,1B287
9
9
&21
3
TJA1102_SDS All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.
Product short data sheet Rev. 1 — 1 November 2017 8 of 19
NXP Semiconductors
TJA1102
100BASE-T1 Dual PHY for Automotive Ethernet
5.2 MII and RMII
The TJA1102 supports a number of MII modes that can be selected via pin strapping or
the SMI. The PHYs should be configured to operate in the same mode, with common
clocking. The following modes are supported:
MII
RMII (25 MHz XTAL or external 50 MHz via REF_CLK)
Reverse MII (connected externally or internally to the second PHY)
5.2.1 MII
The connections between the PHY and the MAC are shown in more detail in Figure 4.
Data is exchanged via 4-bit wide data nibbles on TXD[3:0] and RXD[3:0]. Transmit and
receive data is synchronized with the transmit (TXC) and receive (RXC) clocks. Both clock
signals are provided by the PHY and are typically derived from an external clock or crystal
running at a nominal frequency of 25 MHz (100 ppm). Normal data transmission is
initiated with a HIGH level on TXEN, while a HIGH level on RXDV indicates normal data
reception.
5.2.2 RMII
5.2.2.1 Signaling and encoding
RMII data is exchanged via 2-bit wide data nibbles on TXD[1:0] and RXD[1:0], as
illustrated in Figure 5
. To achieve the same data rate as MII, the interface is clocked at a
nominal frequency of 50 MHz. A single clock signal, REF_CLK, is provided for both
transmit and received data. This clock signal is provided by the PHY and is typically
derived from an external 25 MHz (100 ppm) crystal (see Figure 5
(a)). Alternatively, a
50 MHz clock signal (50 ppm) generated by an external oscillator can be connected to
pin REF_CLK (see Figure 5
(b)). A third option is to connect a 25 MHz (100 ppm) clock
signal generated by another PHY or switch to pin CLK_IN_OUT (see Figure 5
(c)).
a. Using external XTAL showing optional 25 MHz
clock output
b. Using external reference clock
Fig 4. MII signaling
DDD
3+<
0$&
6:,7&+
&/.B,1B287
0+]
0+]FORFNWR
RWKHU3+<RU
VZLWFKRSWLRQDO
7;(1 7;(1
5;& 5;&
5;'>@5;'>@
7;'>@ 7;'>@
5;(5 5;(5
5;'9 5;'9
7;(5 7;(5
7;& 7;&
;,
;
2
DDD
3+<
0$&
6:,7&+
&/.B,1B287
0+]FORFNIURP
RWKHU3+<RUVZLWFK
7;(1 7;(1
5;& 5;&
5;'>@5;'>@
7;'>@ 7;'>@
5;(5 5;(5
5;'9 5;'9
7;(5 7;(5
7;& 7;&
;,;2
TJA1102_SDS All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.
Product short data sheet Rev. 1 — 1 November 2017 9 of 19
NXP Semiconductors
TJA1102
100BASE-T1 Dual PHY for Automotive Ethernet
5.2.3 Reverse MII
In Reverse MII mode, two PHYs are connected back-to-back via the MII interface to
realize a repeater function on the physical layer. The MII signals are cross-connected: RX
output signals from one PHY are connected to the TX inputs on the other PHY. The TXC
and RXC clock signals become inputs on the PHY connected in Reverse MII mode (P0).
Reverse MII mode is selected by setting bits MII_MODE = 11.
Two configuration options are available on the TJA1102. The P0 and P1 MII pins can be
connected externally on the PCB (INT_REV_MII = 0). Alternatively, the MII ports can
communicate via existing internal connections (INT_REV_MII = 1), as illustrated in
Figure 6
.
a. Using external XTAL showing optional 25 MHz
clock output
b. Using external reference clock
c. Using externally generated 25 MHz reference clock
Fig 5. RMII signaling
DDD
3+<
0$&
6:,7&+
&/.B,1B287
0+]
0+]FORFNWR
RWKHU3+<VRU
VZLWFKRSWLRQDO
7;(1 7;(1
&56'9 &56'9
5;'>@5;'>@
7;'>@ 7;'>@
5;(5 5;(5
5()B&/. 5()B&/.
;,
;
2
7;(1 7;(1
&56'9 &56'9
5;'>@5;'>@
7;'>@ 7;'>@
5;(5 5;(5
5()B&/. 5()B&/.
;,
2
0+]
RVFLOODWRU
DDD
3+<
0$&
6:,7&+
&/.B,1B287
7;(1 7;(1
&56'9
&56'9
5;'>@
5;'>@
7;'>@ 7;'>@
5;(5
5;(5
5()B&/. 5()B&/.
;,
;
2
0+]FORFNIURP
RWKHU3+<RUVZLWFK

TJA1102HN/0Z

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
Ethernet ICs TJA1102HN/HVQFN56//0/REEL 13 Q1 NDP SSB
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet