Wide Input Voltage, Adjustable Frequency, 2 Amp
Non-Synchronous Buck Regulator with Enable and NPOR
A8587
4
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Terminal List Table
Pin
Name
Pin
Number
Description
SW 1
The source of the internal MOSFET. The output inductor (L
O
) and cathode of the freewheel diode (D) should be connected to
this pin. L
O
and D should be placed as close as possible to this pin and connected with relatively wide traces.
EN 2
Enable input. This pin is a high-voltage input that turns the regulator on or off. Set this pin high to turn the regulator on or set
this pin low to turn the regulator off.
COMP 3
Output of the error amplifier and compensation node for the current-mode control loop. Connect a series RC network from this
pin to GND for loop compensation. See the Applications section of this datasheet for further details
FB 4
Feedback (negative) input to the error amplifier. Connect a resistor divider from the regulator output node, VOUT, to this pin to
program the output voltage.
NPOR 5
Active-low power-on reset output signal. This pin is an open-drain output that transitions from low-impedance to high-impedance
when the output is within the final regulation voltage.
GND 6 Ground connection.
FREQ 7
Frequency setting pin. A resistor, R
FREQ
, from this pin to GND sets the PWM switching frequency. See Table 1 and Figure 2 to
determine the value of R
FREQ
.
VIN 8,9
Power input for the control circuits and the drain of the internal high-side N-channel MOSFET. Connect this pin to a power
supply of 3.8 to 36 V. A high-quality ceramic capacitor should be placed very close to this pin and GND.
BST 10
Bootstrap capacitor connection. Connect a 100 nF capacitor from this pin to the SW pin. The voltage on this capacitor drives
the internal MOSFET via the high-side gate driver. A series BOOT resistor is not recommended.
SW
EN
COMP
FB
NPOR
BST
VIN
VIN
FREQ
GND
PAD
1
2
3
4
5
6
7
8
9
10
Package EJ Pinouts
PINOUT DIAGRAM AND TERMINAL LIST TABLE