CYRF89435
Document Number: 001-76581 Rev. *G Page 16 of 39
ADC Electrical Specifications
Table 10. ADC User Module Electrical Specifications
Symbol Description Conditions Min Typ Max Units
Input
V
IN
Input voltage range –0V
REFADC
V
C
IIN
Input capacitance ––5pF
R
IN
Input resistance Equivalent switched cap input
resistance for 8-, 9-, or 10-bit
resolution
1/(500fF ×
data clock)
1/(400fF ×
data clock)
1/(300fF ×
data clock)
:
Reference
V
REFADC
ADC reference voltage 1.14 1.26 V
Conversion Rate
F
CLK
Data clock Source is chip’s internal main
oscillator. See AC Chip-Level
Specifications for accuracy
2.25 6 MHz
S8 8-bit sample rate Data clock set to 6 MHz.
Sample rate =
0.001 / (2^Resolution/Data Clock)
23.43 ksps
S10 10-bit sample rate Data clock set to 6 MHz.
Sample rate =
0.001 / (2^resolution/data clock)
5.85 ksps
DC Accuracy
RES Resolution Can be set to 8-, 9-, or 10-bit 8 10 bits
DNL Differential nonlinearity
–1 – +2 LSB
INL Integral nonlinearity
–2 – +2 LSB
E
OFFSET
Offset error 8-bit resolution 0 3.20 19.20 LSB
10-bit resolution 0 12.80 76.80 LSB
E
GAIN
Gain error For any resolution –5 +5 %FSR
Power
I
ADC
Operating current 2.10 2.60 mA
PSRR Power supply rejection ratio PSRR (VIN
> 3.0 V) –24–dB
PSRR (VIN
< 3.0 V) –30–dB
N
o
t
reco
mm
e
n
ded
fo
r
ne
w desi
g
ns
CYRF89435
Document Number: 001-76581 Rev. *G Page 17 of 39
DC POR and LVD Specifications
The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.
DC Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.
Table 11. DC POR and LVD Specifications
Symbol Description Conditions Min Typ Max Units
V
POR1
2.36 V selected in PSoC Designer V
IN
must be greater than or equal
to 1.9 V during startup, reset from
the XRES pin, or reset from
watchdog.
–2.362.41V
V
POR2
2.60 V selected in PSoC Designer 2.60 2.66
V
POR3
2.82 V selected in PSoC Designer 2.82 2.95
V
LVD0
2.45 V selected in PSoC Designer 2.40 2.45 2.51 V
V
LVD1
2.71 V selected in PSoC Designer 2.64
[9]
2.71 2.78
V
LVD2
2.92 V selected in PSoC Designer 2.85
[10]
2.92 2.99
V
LVD3
3.02 V selected in PSoC Designer 2.95
[11]
3.02 3.09
V
LVD4
3.13 V selected in PSoC Designer 3.06 3.13 3.20
V
LVD5
1.90 V selected in PSoC Designer 1.84 1.90 2.32
Table 12. DC Programming Specifications
Symbol Description Conditions Min Typ Max Units
VIN Supply voltage for flash write
operations
1.91 3.6 V
I
DDP
Supply current during
programming or verify
5 25 mA
V
ILP
Input low voltage during
programming or verify
See the appropriate DC GPIO
Specifications on page 13
V
IL
V
V
IHP
Input high voltage during
programming or verify
See the appropriate DC GPIO
Specifications on page 13
V
IH
V
I
ILP
Input current when Applying V
ILP
to P1[0] or P1[1] during
programming or verify
Driving internal pull-down resistor 0.2 mA
I
IHP
Input current when applying V
IHP
to P1[0] or P1[1] during
programming or verify
Driving internal pull-down resistor 1.5 mA
V
OLP
Output low voltage during
programming or verify
+ 0.75 V
V
OHP
Output high voltage during
programming or verify
See appropriate DC GPIO
Specifications on page 13. For
V
IN
> 3 V use V
OH4
in Table 3 on
page 11.
V
OH
VIN V
Flash
ENPB
Flash write endurance Erase/write cycles per block 50,000
Flash
DR
Flash data retention Following maximum Flash write
cycles; ambient temperature of
55 °C
20 Years
Notes
9. Always greater than 50 mV above V
PPOR1
voltage for falling supply.
10. Always greater than 50 mV above V
PPOR2
voltage for falling supply.
11. Always greater than 50 mV above V
PPOR3
voltage for falling supply.
N
o
t
reco
mm
e
n
ded
fo
r
ne
w desi
g
ns
CYRF89435
Document Number: 001-76581 Rev. *G Page 18 of 39
DC I
2
C Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3, 2.4 V to 3.0 V
and 0 °C d T
A
d 70 °C, or 1.9 V to 2.4 V and 0 °C d T
A
d 70 °C, respectively. Typical parameters apply to 3.3 V at 25 °C and are for
design guidance only.
DC Reference Buffer Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 2.4 V to 3.0 V and
0 °C d T
A
d 70 °C, or 1.9 V to 2.4 V and 0 °C d T
A
d 70 °C, respectively. Typical parameters apply to 3.3 V at 25 °C and are for design
guidance only.
DC IDAC Specifications
The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.
Table 13. DC I
2
C Specifications
Symbol Description Conditions Min Typ Max Units
V
ILI2C
Input low level 3.1 V VIN 3.6 V 0.25 × VIN V
2.5 V VIN 3.0 V 0.3 × VIN V
1.9 V VIN 2.4 V 0.3 × VIN V
V
IHI2C
Input high level 1.9 V VIN 3.6 V 0.65 × VIN V
Table 14. DC Reference Buffer Specifications
Symbol Description Conditions Min Typ Max Units
V
Ref
Reference buffer output 1.9 V to 3.6 V 1 1.05 V
V
RefHi
Reference buffer output 1.9 V to 3.6 V 1.2 1.25 V
Table 15. DC IDAC Specifications
Symbol Description Min Typ Max Units Notes
IDAC_DNL Differential nonlinearity –4.5 +4.5 LSB
IDAC_INL Integral nonlinearity –5 +5 LSB
IDAC_Gain
(Source)
Range = 0.5x 6.64 22.46 μA DAC setting = 128 dec.
Not recommended for CapSense
applications.
Range = 1x 14.5 47.8 μA
Range = 2x 42.7 92.3 μA
Range = 4x 91.1 170 μA DAC setting = 128 dec
Range = 8x 184.5 426.9 μA DAC setting = 128 dec
N
o
t
reco
mm
e
n
ded
fo
r
ne
w desi
g
ns

CYRF89435-68LTXC

Mfr. #:
Manufacturer:
Cypress Semiconductor
Description:
RF Transceiver Wireless Capacitive Touch
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet