4
FN3365.10
October 6, 2008
Functional Description
The operation of the HSP43216 centers around a fixed
coefficient, 67-Tap, Halfband Filter Processor as shown in
Figure 1. The Halfband Filter Processor operates stand
alone to provide two fundamental modes of operation:
interpolate or decimate by two filtering of a real signal. In two
other modes, the Quadrature Up/Down Convert circuitry
operates together with the Filter Processor block to provide
f
S
/4 Down Conversion with decimate by 2 filtering or
Quadrature to Real Conversion.
In Down Convert and Decimate mode, a real input sample
stream is spectrally shifted by f
S
/4. Each component of the
resulting complex signal is then halfband filtered and
decimated by 2 to produce real and imaginary output
samples at half of the input data rate.
In Quadrature to Real Conversion mode, the real and
imaginary components of a quadrature input are interpolated
by two and halfband filtered. The filtered result is then
spectrally shifted by f
S
/4 and the real component of this
operation is output at twice the input sample rate.The
HSP43216 is configured for different operational modes by
setting the state of the mode control pins, MODE1-0 as
shown in Table 1.
Input Data Flow Controller
The Input Data Flow Controller routes data samples from the
AIN0-15 and BIN0-15 inputs to the internal processing
elements of the Halfband. The data routing paths are based
on mode of operation and are more fully discussed in the
Operational Modes section.
f
S
/4 Quadrature Down Convert Processor
The f
S
/4 Quadrature Down Convert Processor operates as a
Quadrature LO which provides the negative f
S
/4 spectral
shift required to center the upper sideband of a real input
signal at DC. This operation is equivalent to multiplying the
real sample stream, x(n), by the quadrature components of
the complex exponential e
-j(/2)n
as given below:
R
E
G
M
U
X
f
S
/4
L.O.
MUX
MUX
1,-1,1,..
-1,1,-1,.
1
1
EVEN TAP
FILTER
MUX
MUX
1
1
...,2,-2,2
..,-2,2,-2
M
U
X
ODD TAP
FILTER
AIN0-15
BIN0-15
BOUT0-15
AOUT0-15
OEA
OEB
USB/LSB
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
R
E
G
R
N
D
F
M
T
R
E
G
R
E
G
R
N
D
F
M
T
R
E
G
R
E
G
R
E
G
R
E
G
2
2
Indicates elements which operate at CLK/2 when the INT/EXT control input is high.
SYNC
INT/EXT
RND0-2
FMT
MODE0-1
INPUT DATA FLOW
CONTROLLER
f
S
/4 QUADRATURE
DOWN CONVERT
67-TAP HALFBAND
FILTER
f
S
/4 QUADRATURE
UP CONVERT OUTPUT DATA FLOW
CONTROLLERPROCESSORPROCESSOR
DELAY 19
DELAY 2 - 35
SYNC
PROCESSOR
+
FIGURE 1. HALFBAND BLOCK DIAGRAM
CLK
USB/LSB
PIPELINE
PIPELINE
TABLE 1. MODE SELECT TABLE
MODE1-0 MODE
00 Decimate by Two
01 Interpolate by Two
10 Down Convert and Decimate
11 Quadrature to Real Conversion
xne
j n2

xn n2jx n n2sin+cos=
(EQ. 1)
HSP43216
5
FN3365.10
October 6, 2008
For added flexibility, a spectrally reversed version of the
above process may be realized by configuring the Down
Convert processor to impart a positive f
S
/4 spectral shift on
the input signal. This has the effect of centering the lower
sideband of the input signal at DC and is achieved by
reversing the sign of the sine term in the quadrature mix as
shown below:
The direction of the spectral shift imparted by the Down
Convert Processor is set by the Upper Sideband/ Lower
Sideband control input, USB/LSB
. When this input is high, a
-f
S
/4 spectral shift is used to center the input signal’s upper
sideband at DC. When asserted low, a spectral shift of f
S
/4
is used to center the lower sideband at DC. The SYNC
control input may be used to synchronize the incoming data
stream with the zero degree phase of the complex
exponential as described in the Operational Modes section.
The real and imaginary sample streams generated by the
down convert operation are passed to the Halfband Filter
block on the upper and lower processing legs respectively.
The Down Convert Processor is only active in Down Convert
and Decimate Mode, MODE1-0 = 10. In the other modes,
the data on the upper and lower processing legs pass
unaltered.
67-Tap Halfband Filter Processor
The processing required to implement the 67-Tap Halfband
filter is distributed across two polyphase branches
comprised of even and odd tap filters as shown in Figure 1.
The Even Tap Filter performs a filtering operation using the
even indexed coefficients (even phase) of the halfband filter.
The Odd Tap Filter uses the odd indexed coefficients (odd
phase) of the halfband filter. NOTE: the odd tap filter’s
processing reduces to a delay and scale operation since
the center tap is the only non-zero odd tap for a
halfband filter. Together the polyphase filters perform the
sum of-products required to implement the 67-tap halfband
filter in an architecture capable of supporting a variety of
operational modes. The frequency response of the halfband
filter is given graphically in Figure 2 and in tabular form in
Table 3. Table 2 shows the different modes and the related
frequency with which the spectra in Figure 2 is normalized.
The polyphase implementation of the halfband filter
provides the flexibility to realize a variety of filter
configurations. In Decimate by Two Mode, the outputs of
the each polyphase branch are summed to yield the filter
output. In Interpolate by Two mode, the polyphase filters
produce independent outputs which are multiplexed into a
single sample stream at the interpolated data rate. In the
Up Convert and Down Convert Modes, the polyphase
branches filter the real and imaginary components of a
complex sample stream with the equivalent of identical 67-
Tap Halfband Filters. For these modes, the real component
is processed by the Even Tap filter and the imaginary
component is processed by the Odd Tap filter. The
Operational Modes Section provides further details
regarding the data flow and operation of the Filter
Processor for the various modes.
As a standard DSP term, group delay is defined as the time
it takes to obtain valid filtered data given a certain input
pattern. Both the Even Tap and Odd Tap filters have an
identical group delay of 19 clocks relative to the operating
mode of the halfband. The group delay has been specified in
the data flow diagrams following this section. The delay
clocks equal CLK when INT/EXT
= 0 and CLK/2 when
INT/EXT
= 1.
NOTE: Pipeline delay specifies the time it takes for bits to
toggle at the output given a certain input pattern. The Odd tap
filter has a pipeline delay of 19 CLKs with respect to the
operating mode because it consists of only the center tap of the
67-tap halfband. The Even tap filter has a pipeline delay of 2-35
CLKs with respect to the operating mode.
TABLE 2. NORMALIZED FREQUENCY vs MODE
MODE f
S
Decimate by Two CLK
Interpolate by Two CLK/2
Down Convert and Decimate CLK
Quadrature to Real CLK/2
xne
j n2
x n n2jx n n2sin+cos=
(EQ. 2)
0
-20
-40
-60
-80
-100
-120
0f
S
/4 F
S
/2
MAGNITUDE (DB)
NORMALIZED FREQUENCY
3f
S
/8f
S
/8
FIGURE 2. FREQUENCY RESPONSE OF 67-TAP HALFBAND
FILTER
HSP43216
6
FN3365.10
October 6, 2008
TABLE 3. FREQUENCY RESPONSE OF THE 67-TAP HALFBAND FILTER NORMALIZED TO THE MODE SPECIFIC SAMPLE RATE
FREQUENCY
(NORMALIZED)
MAGNITUDE
(dB)
FREQUENCY
(NORMALIZED)
MAGNITUDE
(dB)
FREQUENCY
(NORMALIZED)
MAGNITUDE
(dB)
FREQUENCY
(NORMALIZED)
MAGNITUDE
(dB)
0.000000 -0.000256 0.125000 -0.000278 0.250000 -6.020594 0.375000 -90.469534
0.003906 -0.000143 0.128906 -0.000098 0.253906 -7.989334 0.378906 -91.528735
0.007812 -0.000071 0.132812 0.000001 0.257812 -10.364986 0.382812 -98.960202
0.011719 -0.000013 0.136719 0.000077 0.261719 -13.194719 0.386719 -105.235066
0.015625 -0.000004 0.140625 0.000166 0.265625 -16.533196 0.390625 -97.073218
0.019531 -0.000001 0.144531 0.000106 0.269531 -20.447622 0.394531 -101.790858
0.023438 0.000032 0.148438 0.000015 0.273438 -25.024382 0.398438 -103.660592
0.027344 -0.000000 0.152344 -0.000022 0.277344 -30.379687 0.402344 -96.903272
0.031250 -0.000026 0.156250 -0.000048 0.281250 -36.679477 0.406250 -97.160860
0.035156 0.000002 0.160156 -0.000074 0.285156 -44.169450 0.410156 -106.804655
0.039062 0.000036 0.164062 -0.000022 0.289062 -53.259353 0.414062 -96.213761
0.042969 0.000050 0.167969 0.000005 0.292969 -64.619008 0.417969 -91.368358
0.046875 0.000021 0.171875 0.000009 0.296875 -79.291213 0.421875 -91.202963
0.050781 0.000008 0.175781 0.000041 0.300781 -90.247748 0.425781 -96.903271
0.054688 -0.000012 0.179688 0.000095 0.304688 -91.540418 0.429688 -103.058722
0.058594 -0.000140 0.183594 0.000090 0.308594 -96.987389 0.433594 -92.156508
0.062500 -0.000226 0.187500 -0.000012 0.312500 -97.990997 0.437500 -90.247741
0.066406 -0.000138 0.191406 -0.000037 0.316406 -94.450644 0.441406 -91.623161
0.070312 0.000010 0.195312 -0.000145 0.320312 -94.268681 0.445312 -98.760392
0.074219 0.000036 0.199219 -0.000208 0.324219 -97.250387 0.449219 -103.883238
0.078125 0.000179 0.203125 -0.000927 0.328125 -103.660592 0.453125 -96.861830
0.082031 0.000190 0.207031 -0.005089 0.332031 -105.940671 0.457031 -96.987388
0.085938 0.000064 0.210938 -0.018871 0.335938 -98.212931 0.460938 -100.046559
0.089844 0.000011 0.214844 -0.053894 0.339844 -94.313447 0.464844 -106.804655
0.093750 -0.000064 0.218750 -0.128250 0.343750 -95.354251 0.468750 -104.119091
0.097656 -0.000018 0.222656 -0.266964 0.347656 -98.447393 0.472656 -105.235066
0.101562 -0.000000 0.226562 -0.501238 0.351562 -103.249457 0.476562 -104.637666
0.105469 0.000020 0.230469 -0.866791 0.355469 -93.387604 0.480469 -105.940673
0.109375 0.000053 0.234375 -1.401949 0.359375 -91.390894 0.484375 -107.323099
0.113281 0.000012 0.238281 -2.145948 0.363281 -94.404415 0.488281 -102.375213
0.117188 -0.000022 0.242188 -3.137997 0.367188 -103.883234 0.492188 -94.009640
0.121094 -0.000149 0.246094 -4.416657 0.371094 -93.245384 0.496094 -91.312516
HSP43216

HSP43216VC-52Z

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Active Filter s W/ANNEAL HALFB & FILER 100 PIN PQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet