HPM10
www.onsemi.com
16
StepDown Charge Pump: A high efficiency charge
pump, generating a voltage equal to 1/3 of the battery
voltage is used for LiIon batteries. It supplies directly
to the hearing aid chip as the main power supply. The
output impedance of the charge pump is low (less than
10 ohms).
Digital Voltage Regulator: This block provides the
supply voltage to the digital logic, low voltage
bandgaps, oscillator, I/V sense, and ADC when in
Charge Mode
Hearing Aid Mode Voltage Regulator: This block
provides the supply voltage to all the analog blocks
when in Hearing Aid Mode.
Digital Interfaces
The digital inputs and outputs SDA, SCL and CCIF
are powered from the VDDIO supply pin, which can
be connected to DVREG or another available supply.
VDDIO is not used in Hearing Aid mode. When the
I
2
C interface is used for debugging, it is preferable
that VDDIO is powered externally to minimize
measurement errors.
The digital inputs and outputs SWOUT, DS_EN,
EXT_CLK, CLKDIV[2:0], AGZN_REG_EN and
WARN are powered from the VHA.
Voltage References: There are two bandgap voltage
references on the chip. One is a precision bandgap used
to generate the highprecision voltage references
needed for charging. It also generates other references
for the ADC, OSC, and current reference. A 1 V low
resolution bandgap is used in Hearing Aid Mode for
wakeup and Veol comparators.
General Purpose AnalogtoDigital Converter (ADC)
The general purpose ADC with input mux will allow the
state machine to properly manage the charging algorithm
based on analog measurements.
The signals being monitored include:
Battery voltage (VBAT)
Charge current
Internal temperature
Charger input voltage (VDDP)
VREF (from BandGap, used to calibrate ADC offset)
Power Domains
The input/output is divided into several independent
power domains, each with their own ESD clamping
structures to allow flexibility in the allowed voltages that
can be present on the pins, shown in Table 7.
Table 7. POWER DOMAIN DESCRIPTIONS
Power Domain Pins Description
VDDP DVREG Full voltage range
VDDIO SCL, SDA, CCIF, ATST_EN All digital input/output used in Cradle Mode
VHA SWOUT, WARN, DS_EN, EXT_CLK, CLKDIV[2:0],
AGZN_REG_EN
All digital input/output used in Hearing Aid mode
VBAT SWIN, VHA, CP1A, CP1B, Cp2A, CP2B All voltages derived from VBAT
VDD_OTP Supports overvoltage for OTP burning
VSS VSS, VSSA, VSSCP All grounds are shorted together < 2 ohms
Development Tools
A full suite of comprehensive tools is available to assist
developers from the initial concept and technology
assessment through to prototyping and product launch.
An Evaluation Board and a Charger Board are available
for customers to demonstrate, evaluate, and develop
products based on HPM10.
HPM10 Programming Interface: This application is
primarily used on the production line. It allows a technician
to program HPM10’s OTP predetermined register values. A
users manual will describe the product application features.
The communication between the PC and HPM10 will be
supported by either the Promira Serial Platform from
TotalPhase, Inc. or the Communication Accelerator Adaptor
(CAA) from ON Semiconductor. On the PC, the
communication box will use a USB interface. On HPM10,
the I
2
C interface of HPM10 will be used.
Company or Product Inquiries
For more information about ON Semiconductor products
or services visit our Web site at http://onsemi.com
.
HPM10
www.onsemi.com
17
Table 8. HPM10 Pin Arrangement
1 2 3 4 5
A SDA RESERVED VDDIO CCIF VDDP
B SCL RESERVED DS_EN VSS DVREG
C VDD_OTP CLKDIV[2] ATST_EN WARN
D EXT_CLK SWOUT CLKDIV[1] RESERVED AGZN_REG_EN
E VSSA CLKDIV[0] CP2B SWIN CP1B
F VHA VSSCP CP2A VBAT CP1A
HPM10
www.onsemi.com
18
Table 9. MISC DIE SPECIFICATION
Subject Specification
Bump metallization Lead Free (Sn/Ag/Cu)
Backside coating specification Adwill LC2850
Backside coating thickness
40 mm ± 3 mm
LQFP 32 Pin List
The HPM10 version used on development boards is packaged in a LQFP package of 32 pins. The following table shows the
allocation of the IOs:
Table 10. LQFP PIN LIST
Pin # Pin Name I/O Pin # Pin Name I/O
1 SDA I/O 17 CP1A O
2 RESERVED I 18 CP1B O
3 CCIF I/O 19 VBAT Power
4 −− 20 CP2A O
5 ATST_EN I 21 CP2B O
6 VSS Gnd 22 VSSCP Gnd
7 −− 23 VHA O
8 RESERVED I/O 24 VSSA Gnd
9 VDDP Power 25 EXT_CLK I
10 DVREG O 26 CLKDIV[0] I
11 WARN O 27 CLKDIV[1] I
12 AGZN_REG_EN I 28 CLKDIV[2] I
13 SWIN I 29 VDD_OTP Power
14 DS_EN I 30 VDDIO Power
15 SWOUT O 31 RESERVED I/O
16 −− 32 SCL I/O

HPM10-W29A100G

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Power Management Specialized - PMIC PMIC ASSP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet