LTC3829
22
3829fc
For more information www.linear.com/LTC3829
APPLICATIONS INFORMATION
driver resistance (approximatelyat V
GS
= V
MILLER
), V
IN
is the drain potential and the change in drain potential in
the particular application. V
TH(IL)
is the data sheet speci-
fied typical gate threshold voltage specified in the power
MOSFET
data sheet at the specified drain current. C
MILLER
is the calculated capacitance using the gate charge curve
from the MOSFET data sheet and the technique described
above.
Both MOSFETs have I
2
R losses while the topside N-channel
equation includes an additional term for transition losses,
which peak at the highest input voltage. For V
IN
< 20V,
the high current efficiency generally improves with larger
MOSFETs, while for V
IN
> 20V, the transition losses rapidly
increase to the point that the use of a higher R
DS(ON)
device
with lower C
MILLER
actually provides higher efficiency. The
synchronous MOSFET losses are greatest at high input
voltage when the top switch duty factor is low or during
a short-circuit when the synchronous switch is on close
to 100% of the period.
The term (1 + δ ) is generally given for a MOSFET in the
form of a normalized R
DS(ON)
vs temperature curve, but
δ = 0.005/°C can be used as an approximation for low
voltage MOSFET
s.
The optional Schottky diodes conduct during the dead
time between the conduction of the two large power
MOSFETs. This prevents the body diode of the bottom
MOSFET from turning on, storing charge during the dead
time and requiring a reverse-recovery period which could
cost as much as several percent in efficiency. A 2A to 8A
Schottky is generally a good compromise for both regions
of operation due to the relatively small average current.
Larger diodes result in additional transition loss due to
their larger junction capacitance.
C
IN
and C
OUT
Selection
In continuous mode, the source current of each top
N-channel MOSFET
is a square wave of duty cycle V
OUT
/
V
IN
. A low ESR input capacitor sized for the maximum
RMS current must be used. The details of a close form
equation can be found in Application Note 77. Figure 10
shows the input capacitor ripple current for different phase
configurations with the output voltage fixed and input volt
-
age varied
. The input ripple current is normalized against
the
DC output current. The graph can be used in place of
tedious calculations. The minimum input ripple current
can be achieved when the
product of phase number and
output voltage, N(V
OUT
), is approximately equal to the
input voltage V
IN
or:
V
OUT
V
IN
=
k
N
where k= 1, 2,...,N–
1
So the phase number can be chosen to minimize the input
capacitor size for the given input and output voltages. In
the graph of Figure 10, the local maximum input RMS
capacitor currents are reached when:
V
OUT
V
IN
=
2k1
N
where k= 1, 2,...,N
These worst-case conditions are commonly used for design
because even significant deviations do not offer much relief.
Note that capacitor manufacturer’s ripple current ratings
are often based on only 2000 hours of life. This makes
it advisable to further derate the capacitor or to choose
a capacitor rated at a higher temperature than required.
Several capacitors may also be paralleled to meet size or
height requirements in the design. Always consult the
capacitor manufacturer if there is any question.
LTC3829
23
3829fc
For more information www.linear.com/LTC3829
APPLICATIONS INFORMATION
The Figure 10 graph shows that the peak RMS input
current is reduced linearly, inversely proportional to the
number N of stages used. It is important to note that the
efficiency loss is proportional to the input RMS current
squared and therefore a 3-stage implementation results
in 90% less power loss when compared to a single-phase
design. Battery/input protection fuse resistance (if used),
PC board trace and connector resistance losses are also
reduced by the reduction of the input ripple current in a
PolyPhase system. The required amount of input capaci
-
tance is further reduced by the factor N, due to the effective
increase
in the frequency of the current pulses. Ceramic
capacitors are becoming very popular for small designs
but several cautions should be observed. X7R, X5R and
Y5V are examples of a few of the ceramic materials used
as the dielectric layer, and these different dielectrics have
very different effect on the capacitance value due to the
voltage and temperature conditions applied. Physically,
if the capacitance value changes due to applied voltage
change, there is a concommitant piezo effect which results
in radiating sound! A load that draws varying current at an
audible
rate may cause an attendant varying input voltage
on
a ceramic capacitor, resulting in an audible signal. A
secondary issue relates to the energy flowing back into
a ceramic capacitor whose capacitance value is being
reduced by the
increasing charge. The voltage can increase
at a considerably higher rate than the constant current being
supplied because the capacitance value is decreasing as
the voltage is increasing! Nevertheless, ceramic capacitors,
when properly selected and used, can provide the lowest
overall loss due to their extremely low ESR.
The selection of C
OUT
is driven by the required effective
series resistance (ESR). Typically once the ESR require-
ment is
satisfied the capacitance is adequate for filtering.
The
steady-state output ripple (V
OUT
) is determined by:
V
OUT
I
L
ESR+
1
8NfC
OUT
where f = operating frequency of each stage, N is the
number of output stages, C
OUT
= output capacitance and
I
L
= ripple current in each inductor. The output ripple is
highest at maximum input voltage since I
L
increases with
input voltage. The output ripple will be less than 50mV at
maximum V
IN
with I
L
= 0.4I
OUT(MAX)
assuming:
C
OUT
required ESR < N • R
SENSE
and
C
OUT
>
1
8Nf
( )
R
SENSE
( )
DUTY FACTOR (V
OUT
/V
IN
)
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
0.9
0.6
0.5
0.4
0.3
0.2
0.1
0
3829 F10
RMS INPUT RIPPLE CURRENT
DC LOAD CURRENT
6-PHASE
4-PHASE
12-PHASE
3-PHASE
2-PHASE
1-PHASE
Figure 10. Normalized Input RMS Ripple Current
vs Duty Factor for One to Six Output Stages
LTC3829
24
3829fc
For more information www.linear.com/LTC3829
APPLICATIONS INFORMATION
The emergence of very low ESR capacitors in small, surface
mount packages makes very small physical implementa-
tions possible
.
The ability to externally compensate the
switching regulator loop using the I
TH
pin allows a much
wider selection of output capacitor types. The impedance
characteristic of each capacitor type is significantly differ
-
ent than an ideal capacitor and therefore requires accurate
modeling or bench evaluation during design. Manufacturers
such as Nichicon, Nippon Chemi-Con and Sanyo should be
considered for high performance through-hole capacitors.
The OS-CON semiconductor dielectric capacitors available
from Sanyo and the Panasonic SP surface mount types
have a good (ESR)(size) product.
Once the ESR requirement for C
OUT
has been met, the
RMS current rating generally far exceeds the I
RIPPLE(P-P)
requirement. Ceramic capacitors from AVX, Taiyo Yuden,
Murata and Tokin offer high capacitance value and very
low ESR, especially applicable for low output voltage
applications.
In surface mount applications, multiple capacitors may
have to be paralleled to meet the ESR or RMS current
handling requirements of the application. Aluminum
electrolytic and dry tantalum capacitors are both available
in surface mount configurations. New special polymer
surface mount capacitors offer very low
ESR also but
have
much lower capacitive density per unit volume. In
the case of tantalum, it is critical that the capacitors are
surge tested for use in switching power supplies. Several
excellent choices are the AVX TPS, AVX TPSV, the KEMET
T510 series of surface mount tantalums or the Panasonic
SP series of surface mount special polymer capacitors
available in case heights ranging from 2mm to 4mm. Other
capacitor types include Sanyo POSCAP, Sanyo OS-CON,
Nichicon PL series and Sprague 595D series. Consult the
manufacturers for other specific recommendations.
Differential Amplifier
The LTC3829 has a true remote voltage sense capability.
The sensing connections should be returned from the
load, back to the differential amplifier’s inputs through a
common, tightly coupled pair of PC traces. The differential
amplifier rejects common mode signals capacitively or
inductively radiated into the feedback PC traces as well as
ground loop disturbances. The differential amplifier output
signal is divided by a pair of resistors and is compared
with the internal, precision 0.6V voltage reference by the
error amplifier.
Active Voltage Positioning (AVP)
In an application, the AVP scheme modifies the regu
-
lated output voltage depending its current loading. AV
P
can improve overall transient response and save power
consumption.
The
LTC3829 senses inductor current information through
monitoring voltage drops on the sense resistor R
SENSE
or
DCR sensing network of all three channels. The voltage
drops are added together and applied as V
PRE-AVP
between
the AVP and DIFFP pins, which are connected through
resistor R
PRE-AVP
. Then V
PRE-AVP
is scaled through R
AVP
and added to output voltage as the compensation for the
load voltage drop.
Let:
∆V = V
SENSE1
+
– V
SENSE1
∆V = V
SENSE2
+
– V
SENSE2
∆V = V
SENSE3
+
– V
SENSE3
then:
V
DIFFP,VOUT
= 3V
R
AVP
R
PRE-AVP

LTC3829IUHF#TRPBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Voltage Regulators 3-Phase, Synchronous Regulators with Diffamp
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union