1. General description
The PCA9519 is a 4-channel level translating I
2
C-bus/SMBus repeater that enables the
processor low voltage 2-wire serial bus to interface with standard I
2
C-bus or SMBus I/O.
While retaining all the operating modes and features of the I
2
C-bus system during the
level shifts, it also permits extension of the I
2
C-bus by providing bidirectional buffering for
both the data (SDA) and the clock (SCL) lines, thus enabling the I
2
C-bus or SMBus
maximum capacitance of 400 pF on the higher voltage side. The SDA and SCL pins are
over-voltage tolerant and are high-impedance when the PCA9519 is unpowered.
The port B drivers are compliant with SMBus I/O levels, while port A uses a current
sensing mechanism to detect the input or output LOW signal which prevents bus lock-up.
The port A uses a 1 mA current source for pull-up and a 200 pull-down driver. This
results in a LOW on port A accommodating smaller voltage swings. The output pull-down
on the port A internal buffer LOW is set for approximately 0.2 V, while the input threshold
of the internal buffer is set about 50 mV lower than that of the output voltage LOW. When
the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.
This prevents a lock-up condition from occurring. The output pull-down on the port B
drives a hard LOW and the input level is set at 0.3 of SMBus or I
2
C-bus voltage level
which enables port B to connect to any other I
2
C-bus device or buffer.
The PCA9519 drivers are not enabled unless V
CC(A)
is above 0.8 V and V
CC(B)
is above
2.5 V. The enable (EN) pin can also be used to turn the drivers on and off under system
control. Caution should be observed to only change the state of the EN pin when the bus
is idle.
2. Features and benefits
4-channel (4 SCL/SDA pairs), bidirectional buffer isolates capacitance and allows
400 pF on port B of the device
Voltage level translation from port A (1 V to V
CC(B)
1.5 V) to port B (3.0 V to 5.5 V)
Requires no external pull-up resistors on lower voltage port A
Active HIGH repeater enable input
Open-drain inputs/outputs
Lock-up free operation
Supports arbitration and clock stretching across the repeater
Accommodates Standard-mode and Fast-mode I
2
C-bus devices and multiple masters
Powered-off high-impedance I
2
C-bus pins
Operating supply voltage range of 1.0 V to V
CC(B)
1.5 V on port A, 3.0 V to 5.5 V on
port B
5 V tolerant B-side SCL and SDA and enable pins
50 ns glitch filter on B-side input
PCA9519
4-channel level translating I
2
C-bus/SMBus repeater
Rev. 3 — 10 January 2013 Product data sheet
PCA9519 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 3 — 10 January 2013 2 of 21
NXP Semiconductors
PCA9519
4-channel level translating I
2
C-bus/SMBus repeater
0 Hz to 400 kHz clock frequency
Remark: The maximum system operating frequency may be less than 400 kHz
because of the delays added by the repeater.
ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per
JESD22-C101
Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
Packages offered: TSSOP20, HVQFN24
3. Ordering information
3.1 Ordering options
Table 1. Ordering information
Type number Topside
marking
Package
Name Description Version
PCA9519PW PA9519 TSSOP20 plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
SOT360-1
PCA9519BS 9519 HVQFN24 plastic thermal enhanced very thin quad flat package; no leads;
24 terminals; body 4 4 0.85 mm
SOT616-1
Table 2. Ordering options
Type number Orderable
part number
Package Packing method Minimum
order quantity
Temperature range
PCA9519PW PCA9519PW,118 TSSOP20 Reel pack, SMD, 13-inch 2500 T
amb
= 40 C to +85 C
PCA9519BS PCA9519BS,118 HVQFN24 Reel pack, SMD, 13-inch 6000 T
amb
= 40 C to +85 C
PCA9519 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 3 — 10 January 2013 3 of 21
NXP Semiconductors
PCA9519
4-channel level translating I
2
C-bus/SMBus repeater
4. Functional diagram
5. Pinning information
5.1 Pinning
Fig 1. Functional diagram of PCA9519
002aab643
V
CC(A)
PCA9519
A1
A2
A8
EN
B1
B2
B8
V
CC(A)
V
CC(B)
GND
1 mA
V
CC(A)
1 mA
V
CC(A)
1 mA
Fig 2. Pin configuration for TSSOP20 Fig 3. Pin configuration for HVQFN24
PCA9519PW
EN V
CC(B)
B1 A1
B2 A2
B3 A3
B4 A4
B5 A5
B6 A6
B7 A7
B8 A8
GND V
CC(A)
002aab640
1
2
3
4
5
6
7
8
9
10
12
11
14
13
16
15
18
17
20
19
002aab641
PCA9519BS
Transparent top view
B7
A6
A7
B6
A5 B5
A4 B4
A3 B3
A2 B2
A8
n.c.
n.c.
V
CC(B)
EN
B8
A1
V
CC(A)
GND
n.c.
n.c.
B1
terminal 1
index area
6
13
5
14
4 15
3 16
2 17
1
18
7
8
9
10
11
12
24
23
22
21
20
19

PCA9519PW,112

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC REDRIVER I2C 4CH 20TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet