OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

PCA9519PW,112

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21
PCA9519 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 3 — 10 January 2013 7 of 21
NXP Semiconductors
PCA9519
4-channel level translating I
2
C-bus/SMBus repeater
HIGH. It is important to note that any arbitration or clock stretching events require that the
LOW level on the port A bus at the input of the PCA9519 (V
IL
) is below V
ILc
to be
recognized by the PCA9519 and then transmitted to the port B bus.
8. Limiting values
Fig 5. Bus B SMBus/I
2
C-bus waveform
Fig 6. Bus A lower voltage waveform
002aab644
9th clock pulse
acknowledge
SCL
SDA
002aab645
9th clock pulse
acknowledge
SCL
SDA
V
OL
of master
V
OL
of PCA9519
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
V
CC(B)
supply voltage port B 0.5 +6 V
V
CC(A)
supply voltage port A 0.5 +6 V
V
I/O
voltage on an input/output pin port A 0.5 +6 V
port B; enable pin (EN) 0.5 +6 V
I
I/O
input/output current - 20 mA
I
I
input current - 20 mA
P
tot
total power dissipation - 100 mW
T
stg
storage temperature 65 +150 C
T
amb
ambient temperature operating in free air 40 +85 C
T
j
junction temperature - 125 C
T
sp
solder point temperature 10 s max. - 300 C
PCA9519 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 3 — 10 January 2013 8 of 21
NXP Semiconductors
PCA9519
4-channel level translating I
2
C-bus/SMBus repeater
9. Static characteristics
[1] Typical values with V
CC(A)
= 1.1 V, V
CC(B)
=5.0V.
[2] V
IL
specification is for the falling edge seen by the port A input. V
ILc
is for the static LOW levels seen by the port A input resulting in
port B output staying LOW.
Table 5. Static characteristics
GND = 0 V; T
amb
=
40
Cto+85
C; unless otherwise specified.
Symbol Parameter Conditions Min Typ
[1]
Max Unit
Supplies
V
CC(B)
supply voltage port B 3.0 - 5.5 V
V
CC(A)
supply voltage port A 1.0 - V
CC(B)
1.5 V
I
CC(A)
supply current port A all port A static HIGH 1 2.1 3.6 mA
all port A static LOW 5 11.6 20 mA
I
CC(B)
supply current port B all port B static HIGH 2 3.3 4.5 mA
Input and output of port A (A1 to A8)
V
IH
HIGH-level input voltage port A 0.7V
CC(A)
-V
CC(A)
V
V
IL
LOW-level input voltage port A
[2]
0.5 - +0.3 V
V
ILc
contention LOW-level input voltage
[2]
0.5 +0.15 - V
V
IK
input clamping voltage I
L
= 18 mA 1.5 - 0.5 V
I
LI
input leakage current V
I
=V
CC(A)
--1 A
I
IL
LOW-level input current
[3]
1.5 1 0.45 mA
V
OL
LOW-level output voltage
[4]
- 0.2 0.35 V
V
OL
V
ILc
difference between LOW-level output
and LOW-level input voltage contention
port A
[5]
-50- mV
I
LOH
HIGH-level output leakage current V
O
=1.1V - - 10 A
C
io
input/output capacitance - 6 7 pF
Input and output of port B (B1 to B8)
V
IH
HIGH-level input voltage 0.7V
CC(B)
-V
CC(B)
V
V
IL
LOW-level input voltage 0.5 - +0.3V
CC(B)
V
V
IK
input clamping voltage I
L
= 18 mA 1.5 - 0.5 V
I
LI
input leakage current V
I
=3.6V 1.0 - +1.0 A
I
IL
LOW-level input current V
I
=0.2V - - 10 A
V
OL
LOW-level output voltage I
OL
=6mA - 0.1 0.2 V
I
LOH
HIGH-level output leakage current V
O
=3.6V - - 10 A
C
io
input/output capacitance - 6 7 pF
Enable
V
IL
LOW-level input voltage 0.5 - +0.1V
CC(A)
V
V
IH
HIGH-level input voltage 0.9V
CC(A)
-V
CC(B)
V
I
IL(EN)
LOW-level input current on pin EN V
I
= 0.2 V, EN;
V
CC
=3.6V
1-+1 A
I
LI
input leakage current 1-+1 A
C
i
input capacitance V
I
= 3.0 V or 0 V - 2 3 pF
PCA9519 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 3 — 10 January 2013 9 of 21
NXP Semiconductors
PCA9519
4-channel level translating I
2
C-bus/SMBus repeater
[3] The port A current source has a typical value of about 1 mA, but varies with both V
CC(A)
and V
CC(B)
. Below V
CC(A)
of about 0.7 V the
port A current source current drops to 0 mA. The current source current dropping across the internal pull-down driver resistance of
about 200 defines the V
OL
.
[4] As long as the chip ground is common with the input ground reference the driver resistance may be as large as 120 . However, ground
offset will rapidly decrease the maximum allowed driver resistance.
[5] Guaranteed by design.
10. Dynamic characteristics
[1] Load capacitance = 50 pF; load resistance on port B = 1.35 k.
[2] Value is determined by RC time constant of bus line.
Table 6. Dynamic characteristics
Symbol Parameter Conditions Min Typ Max Unit
V
CC(A)
=1.1V; V
CC(B)
=3.3V
t
PLH
LOW to HIGH propagation delay port B to port A
[1]
69 109 216 ns
t
PHL
HIGH to LOW propagation delay port B to port A
[1]
63 86 140 ns
t
TLH
LOW to HIGH output transition time port A
[1]
14 22 96 ns
t
THL
HIGH to LOW output transition time port A
[1]
58.116ns
t
PLH
LOW to HIGH propagation delay port A to port B
[1]
69 91 139 ns
t
PLH2
LOW to HIGH propagation delay 2 port A to port B; measured from
the 50 % of initial LOW on port A to
1.5 V rising on port B
[1]
91 153 226 ns
t
PHL
HIGH to LOW propagation delay port A to port B
[1]
73 122 183 ns
t
TLH
LOW to HIGH output transition time port B
[1][2]
-61-ns
t
THL
HIGH to LOW output transition time port B
[1]
15 24 40 ns
t
su
set-up time EN HIGH before START condition 100 - - ns
t
h
hold time EN HIGH after STOP condition 100 - - ns
V
CC(A)
=1.9V; V
CC(B)
=5.0V
t
PLH
LOW to HIGH propagation delay port B to port A
[1]
69 105 216 ns
t
PHL
HIGH to LOW propagation delay port B to port A
[1]
63 86 140 ns
t
TLH
LOW to HIGH output transition time port A
[1]
14 27 96 ns
t
THL
HIGH to LOW output transition time port A
[1]
5835ns
t
PLH
LOW to HIGH propagation delay port A to port B
[1]
69 89 139 ns
t
PLH2
LOW to HIGH propagation delay 2 port A to port B; measured from
the 50 % of initial LOW on port A to
1.5 V rising on port B
[1]
91 131 226 ns
t
PHL
HIGH to LOW propagation delay port A to port B
[1]
73 99 183 ns
t
TLH
LOW to HIGH output transition time port B
[1][2]
-65-ns
t
THL
HIGH to LOW output transition time port B
[1]
15 31 40 ns
t
su
set-up time EN HIGH before START condition 100 - - ns
t
h
hold time EN HIGH after STOP condition 100 - - ns
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21

PCA9519PW,112

Mfr. #:
Buy PCA9519PW,112
Manufacturer:
NXP Semiconductors
Description:
IC REDRIVER I2C 4CH 20TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet