TFF11092HN All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 1 — 28 March 2013 10 of 17
NXP Semiconductors
TFF11092HN
Low phase noise LO generator for VSAT applications
14. Characteristics
[1] The typical ratio of the maximum K
O
in relation to the minimum K
O
is 1.25.
[2] Output stage is a differential pair with 50 collector impedances.
Output power is measured per output pin for the fundamental tone only.
Output is DC coupled and is AC coupled in on-board.
Table 12. Characteristics
Operating conditions of Table 10 apply.
Symbol Parameter Conditions Min Typ Max Unit
V
CC
supply voltage 3.0 3.3 3.6 V
I
CC
supply current - 100 130 mA
PLL
f
o(RF)
RF output frequency 9.03 - 9.22 GHz
V
O(reg)VCO
VCO regulator output voltage 2.5 2.7 2.9 V
I
cp
charge pump current - 1 - mA
K
O
VCO steepness
[1]
- 0.48 - GHz/V
n(VCO)
VCO phase noise at 10 MHz offset - 130 - dBc/Hz
n(synth)
synthesizer phase noise divider value = 64; at 100 kHz
offset; reference phase noise is
149 dBc/Hz at 100 kHz offset
- 97 92 dBc/Hz
Output buffer
P
o
output power measured single ended
[2]
5- 1dBm
RL
out
output return loss measured at demo board and
de-embedded to footprint
- 10 - dB
sup(sp)ref
reference spurious suppression measured at divider value = 256 - - 70 dBc
H(LO)
LO harmonic rejection - 10 - dBc
Lock detector
V
OL
LOW-level output voltage I
O
= 1 mA - - 0.4 V
V
OH
HIGH-level output voltage I
O
= 1 mA 2.2 - - V
R
pd
pull-down resistance 70 100 130 k
Divider setting (NSL0, NSL1, NSL2)
R
pu
pull-up resistance 70 100 130 k
V
IL
LOW-level input voltage - - 0.8 V
V
IH
HIGH-level input voltage 2.0 - - V
xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
TFF11092HN All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 1 — 28 March 2013 11 of 17
NXP Semiconductors
TFF11092HN
Low phase noise LO generator for VSAT applications
15. Application information
Fig 7. Application diagram with differential source for IN(REF) and both outputs driving a load, loop filter is type 3
50 Ω
50 Ω
LOAD
001aal730
100 kΩ
pull up
100 kΩ
pull up
100 kΩ
pull down
100 kΩ
pull up
10 pF
30 pF
VCO
2.7 V
NSL0
4
CPOUT
2
VTUNE
3
VREGVCO
1
V
CC(DIV)
(3.3 V)
100 Ω
50 Ω
50 Ω
R
BUF_P
50 Ω
R
BUF_N
50 Ω
NSL1
GND = 0
open or 3.3 V = 1
5
NSL2
n.c. GND1(BUF)n.c. V
CC(BUF)
GND(DIV)V
CC(DIV)
WINDOW
DETECTOR
OUT-OF-LOCK
PROCESSING
BLOCK
PFD
DIVIDER
CP
6
13
lock: 2.5 V
no lock: 0 V
7LCKDET
8
GND1(REF)
24 GND3(BUF)
19 GND2(BUF)
23 BUF2_P
DC block
22 BUF1_P
11
GND2(REF)
3.3 V
12
V
CC(REF)
9
CPOUT
NSL0
NSL1
NSL2
VTUNE
V
CC(BUF)
IN(REF)_P
10
IN(REF)_N
10 nF
1 pF
10 nF
Z
0(dif)
= 100 Ω
DC block
REFERENCE
SOURCE
21 BUF2_N
20 BUF1_N
14 15 16 17 18
Z
0
= 50 Ω
50 Ω
50 Ω
LOAD
1 pF
1 nF
Z
0
= 50 Ω
C2
C3
R2
C1
R1
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
TFF11092HN All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 1 — 28 March 2013 12 of 17
NXP Semiconductors
TFF11092HN
Low phase noise LO generator for VSAT applications
Fig 8. Application diagram with single ended source for IN(REF) and single ended load, loop filter is type 3
51 Ω
001aal731
100 kΩ
pull up
100 kΩ
pull up
100 kΩ
pull down
100 kΩ
pull up
10 pF
30 pF
VCO
2.7 V
NSL0
4
CPOUT
2
VTUNE
3
VREGVCO
1
V
CC(DIV)
(3.3 V)
24 Ω
50 Ω
51 Ω
R
BUF_P
50 Ω
R
BUF_N
50 Ω
NSL1
GND = 0
open or 3.3 V = 1
5
NSL2
n.c. GND1(BUF)n.c. V
CC(BUF)
GND(DIV)V
CC(DIV)
WINDOW
DETECTOR
OUT-OF-LOCK
PROCESSING
BLOCK
PFD
DIVIDER
CP
6
13
lock: 2.5 V
no lock: 0 V
7LCKDET
8
GND1(REF)
24 GND3(BUF)
19 GND2(BUF)
23 BUF2_P
DC block
22 BUF1_P
11
GND2(REF)
3.3 V
12
V
CC(REF)
9
CPOUT
NSL0
NSL1
NSL2
VTUNE
V
CC(BUF)
IN(REF)_P
10
IN(REF)_N
10 nF
1 pF
10 nF
Z
0
= 50 Ω
DC block
not used input
terminated with
same impedance
not used output
terminated with
same impedance
REFERENCE
SOURCE
21 BUF2_N
20 BUF1_N
14 15 16 17 18
50 Ω
50 Ω
LOAD
1 pF
1 nF
Z
0
= 50 Ω
C2
C3
R2
C1
R1

TFF11092HN/N1X

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
Phase Locked Loops - PLL Low phase noise LO generator forVSAT
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet