MAX1858A/MAX1875A/MAX1876A
Dual 180° Out-of-Phase Buck Controllers with
Sequencing/Prebias Startup and POR
______________________________________________________________________________________ 13
The adjustable current limit accommodates MOSFETs
with a wide range of on-resistance characteristics (see
the Design Procedure section). The current-limit thresh-
old is adjusted with an external resistor at ILIM_ (Figure
1). The adjustment range is from 50mV to 300mV, cor-
responding to resistor values of 100k to 600k. In
adjustable mode, the current-limit threshold across the
low-side MOSFET is precisely 1/10th the voltage seen
at ILIM_. However, the current-limit threshold defaults
to 100mV when ILIM is tied to V
L
. The logic threshold
for switchover to this 100mV default value is approxi-
mately V
L
- 0.5V.
Adjustable foldback current limit reduces power dissi-
pation during short-circuit conditions (see the Design
Procedure section).
Carefully observe the PC board layout guidelines to
ensure that noise and DC errors do not corrupt the cur-
rent-sense signals seen by LX_ and PGND. The IC
must be mounted close to the low-side MOSFET with
short, direct traces making a Kelvin-sense connection
so that trace resistance does not add to the intended
sense resistance of the low-side MOSFET.
Undervoltage Lockout and Startup
IF V
L
drops below 4.2V, the MAX1858A/MAX1875A/
MAX1876A assume that the input supply and reference
voltages are too low to make valid decisions and activate
the undervoltage lockout (UVLO) circuitry, which latches
DL and DH low to inhibit switching. RST is also forced
low during UVLO. To reset the latch and be ready for the
next V
L
rise, V
L
must be pulled below 2.5V.
In addition, to ensure proper startup, the value of the
capacitor at REF to GND must meet the following con-
dition:
C
REF
> ((8.29 x 10
-4
) / V
+_SLOPE
) - (1.97 x 10
-1
/ f
S_MAX
)
where V
+_SLOPE
is the actual input-voltage rise time’s
slew rate.
For example, if the switching frequency is set at
600kHz nominal, which is 660kHz (max), and the input-
voltage rise time’s slew rate is 1.6V/mS, then C
REF
should be greater than 0.22µF. Make sure C
REF
is cho-
sen large enough to cover for worst-case capacitance
tolerances and temperature coefficient.
Enable (EN), Soft-Start, and Soft-Stop
Pull EN high to enable or low to shut down both regula-
tors. See the timing diagrams, Figures 3 and 4, for
more detail.
Output-Voltage Sequencing
After the startup circuitry enables the controller, the
MAX1858A begins the startup sequence. Regulator 1
(OUT1) powers up with soft-start enabled. Once the first
converter’s soft-start sequence ends, regulator 2 (OUT2)
powers up with soft-start enabled. Finally, when both con-
verters complete soft-start and both output voltages
exceed 90% of their nominal values, the reset output
(RST) goes high (see the Reset Output section). Soft-stop
is initiated by pulling EN low. Soft-stop occurs in reverse
order of soft-start, allowing last-on/first-off operation.
Reset Output (
RRSSTT
) (MAX1858A/
MAX1876A Only)
RST is an open-drain output. RST pulls low when either
output falls below 90% of its nominal regulation voltage.
Once both outputs exceed 90% of their nominal regulation
voltages and both soft-start cycles are completed, RST
goes high impedance. To obtain a logic-voltage output,
connect a pullup resistor from RST to the logic supply volt-
age. A 100k resistor works well for most applications. If
unused, leave RST grounded or unconnected.
Clock Synchronization (SYNC, CKO)
SYNC serves two functions: SYNC selects the clock out-
put (CKO) type used to synchronize slave controllers, or it
serves as a clock input so the MAX1858A/MAX1875A/
MAX1876A can be synchronized with an external clock
signal. This allows the MAX1858A/MAX1875A/MAX1876A
to function as either a master or slave. CKO provides a
clock signal synchronized to the MAX1858A/MAX1875A/
MAX1876As’ switching frequency, allowing either in-
phase (SYNC = GND) or 90° out-of-phase (SYNC = V
L
)
synchronization of additional DC-DC controllers (Figure 7).
The MAX1858A/MAX1875A/MAX1876A support the fol-
lowing three operating modes:
SYNC = GND: The CKO output frequency equals
REG1’s switching frequency (f
CKO
= f
DH1
) and the
CKO signal is in phase with REG1’s switching fre-
quency. This provides 2-phase operation when syn-
chronized with a second slave controller.
SYNC = V
L
: The CKO output frequency equals two
times REG1’s switching frequency (f
CKO
= 2f
DH1
)
and the CKO signal is phase shifted by 90° with
respect to REG1’s switching frequency. This pro-
vides 4-phase operation when synchronized with a
second MAX1858A/MAX1875A/MAX1876A (slave
controller).
MAX1858A/MAX1875A/MAX1876A
Dual 180° Out-of-Phase Buck Controllers with
Sequencing/Prebias Startup and POR
14 ______________________________________________________________________________________
SYNC Driven by External Oscillator: The controller
generates the clock signal by dividing down the
SYNC input signal, so that the switching frequency
equals half the synchronization frequency (f
SW
=
f
SYNC
/2). REG1’s conversion cycles initiate on the ris-
ing edge of the internal clock signal. The CKO output
frequency and phase match REG1’s switching fre-
quency (f
CKO
= f
DH1
) and the CKO signal is in
phase. Note that the MAX1858A/MAX1875A/
MAX1876A still require R
OSC
when SYNC is external-
ly clocked and the internal oscillator frequency should
be set to 50% of the synchronization frequency (f
SW
= 0.5 f
SYNC
).
Thermal Overload Protection
Thermal overload protection limits total power dissipation
in the MAX1858A/MAX1875A/MAX1876A. When the
device’s die-junction temperature exceeds T
J
= +160°C,
an on-chip thermal sensor shuts down the device, forcing
DL_ and DH_ low, allowing the IC to cool. The thermal
sensor turns the part on again after the junction tempera-
ture cools by 10°C. During thermal shutdown, the regula-
tors shut down, RST goes low, and soft-start is reset. If
the V
L
linear-regulator output is short circuited, thermal-
overload protection is triggered.
Design Procedure
Effective Input Voltage Range
Although the MAX1858A/MAX1875A/MAX1876A con-
trollers can operate from input supplies ranging from
4.5V to 23V, the input voltage range can be effectively
limited by the MAX1858A/MAX1875A/MAX1876As’
duty-cycle limitations. The maximum input voltage is
limited by the minimum on-time (t
ON(MIN)
):
where t
ON(MIN)
is 100ns. The minimum input voltage is
limited by the switching frequency and minimum off-
time, which determine the maximum duty cycle
(D
MAX
= 1 - f
SW
t
OFF(MIN)
):
where V
DROP1
is the sum of the parasitic voltage drops
in the inductor discharge path, including synchronous
rectifier, inductor, and PC board resistances. V
DROP2
is
the sum of the resistances in the charging path, includ-
ing high-side switch, inductor, and PC board resis-
tances.
V
VV
ft
VV
IN MIN
OUT DROP
SW OFF MIN
DROP DROP()
()
=
+
+
1
21
1-
-
V
V
tf
IN MAX
OUT
ON MIN SW
()
()
SYNC
SLAVE
OSC
SYNC
CK0
MASTER
V
L
4-OUTPUT APPLICATION3-OUTPUT APPLICATION
DH1
DH2
DH
MASTER
SLAVE
180° PHASE SHIFT 90° PHASE SHIFT
DH1
DH2
DH1
DH2
MASTER
SLAVE
MAX1858A
MAX1875A
MAX1876A
MAX1858A
MAX1875A
MAX1876A
MAX1858A
MAX1875A
MAX1876A
SYNC
SLAVE
OSC OSC
SYNC
CK0
MASTER
V
L
Figure 7. Synchronized Controllers
MAX1858A/MAX1875A/MAX1876A
Dual 180° Out-of-Phase Buck Controllers with
Sequencing/Prebias Startup and POR
______________________________________________________________________________________ 15
Setting the Output Voltage
For 1V or greater output voltages, set the MAX1858A/
MAX1875A/MAX1876A output voltage by connecting a
voltage-divider from the output to FB_ to GND (Figure
8). Select R_B (FB_ to GND resistor) to between 1k
and 10k. Calculate R_A (OUT_ to FB_ resistor) with
the following equation:
where V
SET
= 1V (see the Electrical Characteristics)
and V
OUT
can range from V
SET
to 18V.
For output voltages below 1V, set the MAX1858A/
MAX1875A/MAX1876A output voltage by connecting a
voltage-divider from the output to FB_ to REF (Figure
8). Select R_C (FB to REF resistor) in the 1k to 10k
range. Calculate R_A with the following equation:
where V
SET
= 1V, V
REF
= 2V (see the Electrical
Characteristics), and V
OUT
can range from 0 to V
SET
.
Setting the Switching Frequency
The controller generates the clock signal by dividing
down the internal oscillator or SYNC input signal when
driven by an external oscillator, so the switching frequen-
cy equals half the oscillator frequency (f
SW
= f
OSC
/2).
The internal oscillator frequency is set by a resistor
(R
OSC
) connected from OSC to GND. The relationship
between f
SW
and R
OSC
is:
where f
SW
is in Hz and R
OSC
is in . For example, a
600kHz switching frequency is set with R
OSC
= 10k.
Higher frequencies allow designs with lower inductor
values and less output capacitance. Consequently,
peak currents and I
2
R losses are lower at higher
switching frequencies, but core losses, gate-charge
currents, and switching losses increase.
A rising clock edge on SYNC is interpreted as a syn-
chronization input. If the SYNC signal is lost, the inter-
nal oscillator takes control of the switching rate,
returning the switching frequency to that set by R
OSC
.
This maintains output regulation even with intermittent
SYNC signals. When an external synchronization signal
is used, R
OSC
should set the switching frequency to
one-half SYNC rate (f
SYNC
).
Inductor Selection
Three key inductor parameters must be specified for
operation with the MAX1858A/MAX1875A/MAX1876A:
inductance value (L), peak-inductor current (I
PEAK
), and
DC resistance (R
DC
). The following equation assumes a
constant ratio of inductor peak-to-peak AC current to DC
average current (LIR). For LIR values too high, the RMS
currents are high, and therefore I
2
R losses are high.
Large inductances must be used to achieve very low LIR
values. Typically, inductance is proportional to resis-
tance (for a given package type), which again makes I
2
R
losses high for very low LIR values. A good compromise
between size and loss is a 30% peak-to-peak ripple cur-
rent to average-current ratio (LIR = 0.3). The switching
frequency, input voltage, output voltage, and selected
LIR determine the inductor value as follows:
where V
IN
, V
OUT
, and I
OUT
are typical values (so that
efficiency is optimum for typical conditions). The switch-
ing frequency is set by R
OSC
(see the Setting the
Switching Frequency section). The exact inductor value
is not critical and can be adjusted in order to make
trade-offs among size, cost, and efficiency. Lower
inductor values minimize size and cost, but also
improve transient response and reduce efficiency due
to higher peak currents. On the other hand, higher
inductance increases efficiency by reducing the RMS
current. However, resistive losses due to extra wire turns
can exceed the benefit gained from lower AC current
levels, especially when the inductance is increased
without also allowing larger inductor dimensions.
Find a low-loss inductor having the lowest possible DC
resistance that fits in the allotted dimensions. The
L
VVV
V f I LIR
OUT IN OUT
IN SW OUT
=
()-
R
Hz
f
OSC
SW
=
×610
9
() -
RA RC
VV
VV
SET OUT
REF SET
__=
-
-
RA RB
V
V
OUT
SET
__=
-1
MAX1858A
MAX1875A
MAX1876A
MAX1858A
MAX1875A
MAX1876A
OUT_
R_A
R_B
FB_
V
OUT_
> 1V
OUT_
R_C
R_A
FB_
REF
V
OUT_
< 1V
Figure 8. Adjustable Output Voltage

MAX1858AEEG+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Switching Controllers Dual 180 Out Buck Controllers
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union