Obsolete Product(s) - Obsolete Product(s)
19/45
STA016T
Description :
This register must contain a MDIV value that enables
the system PLL to generate a frequency of 42.5 MHz
for the SYSCK.See table 4.
Default value at soft reset assume :
external crystal provide a CRYCK running at
14.31818 MHz
3.3 I2Sout_CONFIGURATION registers
description
OUTPUT_CONF
:
Address : 0x66 (102)
Type : RW - DEC
Software Reset : 0
Description :
If set to 1 enable the configurability of the PCM-
BLOCK Output thanks to following registers, else dis-
able this configurability and take embedded default
configuration for PCM-BLOCK registers.
Note that this embedded default configuration can be
retrieved by user thanks to following setting :
PCM_DIV = 3;
–PCM_CONF = 0;
PCM_CROSS = 0;
PCM_DIV :
Address : 0x67 (103)
Type : RW - DEC
Software Reset : 0
Description :
If OUTPUT_CONF == 1, configure the divider to gen-
erate the bit clock of the I2Sout interface, called
BCK0, from PCMCK. according the following relation
: BCKO = PCMCK / 2 * (PCM_DIV+1)
PCM_CONF
:
Address : 0x68 (104)
Type : RW - DEC
Software Reset : 0
Description :
If OUTPUT_CONF == 1, configure the I2Sout inter-
face according following table.
PCM_CROSS
:
Address : 0x69 (105)
Type : RW - DEC
Software Reset : 0
b7 b6 b5 b4 b3 b2 b1 b0
b7 b6 b5 b4 b3 b2 b1 b0
0 0 DV5 DV4 DV3 DV2 DV1 DV0
b7 b6 b5 b4 b3 b2 b1 b0
0 CO6 CO5 CO4 CO3 CO2 CO1 CO0
Bit
fields
Comment
CO[1:0] 0 : 16 bits mode (16 slots transmitted).
1 : 18 bits mode (18 slots transmitted).
2 : 20 bits mode (20 slots transmitted).
3 : 24 bits mode (24 slots transmitted).
CO2 Polarity of BCKO :
0 : data are sent on the falling edge & stable
on the rising).
1 : (data are sent on the rising edge & stable
on the falling).
CO3 0 : I2S format is selected
1 : other format is selected
CO4 Polarity of LRCKO :
0 : low->right, high->left).
1 : low->left, high->right so compliant to I2S
format ).
CO5 0 : data are in the last BCKO cycles of
LRCKO (right aligned data).
1 : data are in the first BCKO cycles of
LRCKO (left aligned data).
CO6 0 : the transmission is LS bit first.
1 : the transmission is MS bit first.
b7 b6 b5 b4 b3 b2 b1 b0
000000CR1CR0
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
STA016T
20/45
Description :
If OUTPUT_CONF == 1, CR[1:0] is used to configure
the output crossbar according following table.
3.4 GPSO_CONFIGURATION registers
description
OUTPUT_CONF :
Address : 0x66 (102)
Type : RW - DEC
Software Reset : 0
Description :
Note that embedded default configuration for GPSO
can be retrieved by user thanks to following setting :
GPSO_CONF = b00000011;
Note that embedded default configuration for PCM
block is described at previous chapter.
GPSO_CONF :
Address : 0x6A (106)
Type : RW - DEC
Software Reset : 0
Description :
If OUTPUT_CONF == 1, this register configure the
GPSO interface.
3.5 I2Sin_CONFIGURATION registers
description
INPUT_CONF
:
Address : 0x5A (90)
Type : RW - DEC
Software Reset : 0
Description :
If set to 1 enable the configurability of the I2Sin Input
thanks to following registers, else disable this config-
urability and take embedded default configuration for
I2Sin registers.
Note that this embedded default configuration can be
retrieved by user thanks to following setting :
I_AUDIO_CONFIG_1 = b00000110;
I_AUDIO_CONFIG_2 = b11100000;
I_AUDIO_CONFIG_3 = b00000001;
CR1 CR0 Comment
0 0 Left channel is mapped on the left
output.
Right channel is mapped on the right
output.
0 1 Left channel is duplicated on both output
channels.
1 0 Right channel is duplicated on both
output channels.
1 1 Right and left channels are toggled.
b7 b6 b5 b4 b3 b2 b1 b0
X X X X X 0C2 OC1 OC0
Bit fields Comment
OC0 Configuration of gpso :
0 : take embedded default configuration.
1 : configure gpso from register
GPSO_CONF.
OC1 Use of block PCM to generate clocks
(PCMCK, LRCK & BCK):
0 : no use.
1 : use it.
OC2 Configuration of PCM block:
0 : take embedded default configuration.
1 : configure PCM block from PCM_DIV
& PCM_CONF registers.
b7 b6 b5 b4 b3 b2 b1 b0
CF7 CF6 CF5 CF4 CF3 CF2 CF1 CF0
Bit
fields
Comment
CF0 Polarity of GPSO_CK :
0 : data provided on rising edge & stable
on falling edge
1 : data provided on falling edge & stable
on rising edge
CF1 Polarity of GPSO_REQ :
0 : data are valid when GPSO_REQ is high
1 : data are valid when GPSO_REQ is low
CF[7:2] Reserved : to be set to 0.
b7 b6 b5 b4 b3 b2 b1 b0
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
21/45
STA016T
I_AUDIO_CONFIG_1:
Address : 0x5B (91)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, this register configure the
I2Sin interface.
I_AUDIO_CONFIG_2 :
Address : 0x5C (92)
Type : RW - DEC
Software Reset : 0
Description :
See I_AUDIO_CONFIG_3 register description..
I_
AUDIO_CONFIG_3 :
Address : 0x5D (93)
Type : RW - DEC
Software Reset : 0
Description :
If INPUT_CONF == 1, this register is used to config-
ure the phase of the LRCK of the I2Sin.
3.6 CDBSA_CONFIGURATION registers
description
INPUT_CONF :
Address : 0x5A (90)
Type : RW - DEC
Software Reset : 0
b7 b6 b5 b4 b3 b2 b1 b0
CF7 CF6 CF5 CF4 CF3 CF2 CF1 CF0
Bit
fields
Comment
CF0 Relative synchro :
0 : synchro with first data bit
1 : synchro one bit before first data bit
CF1 Data reception configuration :
0 : LSB first
1 : MSB first
CF2 Polarity of bit clock BCK :
0 : data provided on falling edge & stable
on rising edge.
1 : data provided on rising edge & stable
on falling edge
CF3 Polarity of LR clock LRCK :
0 : negative
1 : positive
CF4 Start value of LRCK : combined with CF3,
this bit enable user to determine left/right
couple according to the following table.
CF[7:5] Reserved : to be set to 0.
CF3 CF4 Left/Right couples
0 0 (data1/data2), (data3/data4),...
1 0 (data0/data1), (data2/data3),...
0 1 (data0/data1), (data2/data3),...
1 1 (data1/data2), (data3/data4),...
b7 b6 b5 b4 b3 b2 b1 b0
LR7 LR6 LR5 LR4 LR3 LR2 LR1 LR0
b7 b6 b5 b4 b3 b2 b1 b0
000000LR9LR8
Bit fields Comment
LR[4:0] Position of the data within the LRCK
phase :
- if CF1 = 0 (LSB), value must be set to[31
- SL[9:5] - bit position of the first bit of data
within the LRCK phase].
- if CF1 = 1 (MSB), value must be set to bit
position of the first bit of data within the
LRCK phase.
Note that range of value for this bit
position is [0:31].
LR[9:5] Length-1 of the data.
Max value is 31.
LR[15:10] Reserved : to be set to 0
b7 b6 b5 b4 b3 b2 b1 b0
Obsolete Product(s) - Obsolete Product(s)

STA016T

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
IC DECODER AUDIO 2.5 64TQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet