Obsolete Product(s) - Obsolete Product(s)
37/45
STA016T
3.16TABLES
Table 2. values to configure audio PLL for ofact==256.
This table give values to configure the audio PLL according CRYCK so that to generate a PCMCK == 256*SF.
Table 3. values to configure audio PLL for ofact==384
This table give values to configure the audio PLL according CRYCK so that to generate a PCMCK == 384*SF.
Register
CRYCK in MHz
10
CRYCK in MHz
14.31818
CRYCK in MHz
14.7456
PLL_AUDIO_PEL_192 42 58 85
PLL_AUDIO_PEH_192 169 187 85
PLL_AUDIO_NDIV_192 0 0 0
PLL_AUDIO_XDIV_192 3 3 0
PLL_AUDIO_MDIV_192 18 12 2
PLL_AUDIO_PEL_176 56 54 0
PLL_AUDIO_PEH_176 16 118 64
PLL_AUDIO_NDIV_176 0 0 0
PLL_AUDIO_XDIV_176 3 2 3
PLL_AUDIO_MDIV_176 17 8 11
Register
CRYCK in MHz
10
CRYCK in MHz
14.31818
CRYCK in MHz
14.7456
PLL_AUDIO_PEL_192 224 108 0
PLL_AUDIO_PEH_192 190 76 0
PLL_AUDIO_NDIV_192 0 0 0
PLL_AUDIO_XDIV_192 1 1 1
PLL_AUDIO_MDIV_192 13 9 9
PLL_AUDIO_PEL_176 42 54 0
PLL_AUDIO_PEH_176 140 118 48
PLL_AUDIO_NDIV_176 0 0 0
PLL_AUDIO_XDIV_176 1 1 1
PLL_AUDIO_MDIV_176 12 8 8
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
STA016T
38/45
Table 4. values to configure audio PLL for ofact==512.
This table give values to configure the audio PLL according CRYCK so that to generate a PCMCK == 512*SF.
Table 5. values to configure system PLL for SYSCK.
This table give values to configure the system PLL according CRYCK so that to generate a SYSCK == 50MHz.
or SYSCK == 42.5MHz.
Register
CRYCK in MHz
10
CRYCK in MHz
14.31818
CRYCK in MHz
14.7456
PLL_AUDIO_PEL_192 42 58 85
PLL_AUDIO_PEH_192 169 187 85
PLL_AUDIO_NDIV_192 0 0 0
PLL_AUDIO_XDIV_192 1 0 1
PLL_AUDIO_MDIV_192 18 5 12
PLL_AUDIO_PEL_176 56 157 0
PLL_AUDIO_PEH_176 16 157 64
PLL_AUDIO_NDIV_176 0 0 0
PLL_AUDIO_XDIV_176 1 1 1
PLL_AUDIO_MDIV_176 17 11 11
Register CRYCK in MHz 10
CRYCK in MHz
14.31818
CRYCK in MHz
14.7456
PLL_SYSTEM_PEL_50 162 0 28
PLL_SYSTEM_PEH_50 11 0 152
PLL_SYSTEM_NDIV_50 0 0 0
PLL_SYSTEM_XDIV_50 1 1 1
PLL_SYSTEM_MDIV_50 19 13 12
PLL_SYSTEM_PEL_42_5 0 126 100
PLL_SYSTEM_PEH_42_5 0 223 135
PLL_SYSTEM_NDIV_42_5 0 0 0
PLL_SYSTEM_XDIV_42_5 1 1 1
PLL_SYSTEM_MDIV_42_5 16 10 10
Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)
39/45
STA016T
Table 6. index of the Sampling Frequency.
3.17NOTATIONS
ABO : After BOot (see I).
AEC : After External Config (see I).
BCK : Bit ClocK
BSA : BitStream input interface in Audio mode.
BSB : BitStream input interface in Burst mode.
BS : BitStream input interface.
BYPASSA : decoder BYPASS an Audio stream.
CD : input interface for CD.
CK : ClocK.
CRYCK : CRYstal ClocK provided to the chip by an external crystal.
DBO : During BOot (see I).
DEC : During External Config (see I).
DWT : During Whole Time (see I).
EDB : Every Decoded Block (see I).
EDF : Every Decoded Frame (see I).
LRCK : Left Right ClocK for an I2S interface.
ofact : oversampling factor for PCMCK (PCMCK == ofact * SF).
PCMCK : PCM ClocK (can be generated by the audio PLL).
SF : Sampling Frequency.
SYSCK : SYStem ClocK (clock of the core, can be generated by the system PLL).
X : don’t care.
Index Frequency
0 48 kHz
1 44.1 kHz
2 32 kHz
4 96 kHz
5 88.2 kHz
6 64 kHz
8 24 kHz
9 22.05 kHz
10 16 kHz
12 12 kHz
13 11.025 kHz
14 8 kHz
16 192 kHz
17 176.4 kHz
18 128 kHz
3, 7, 11, 15 or 19 illegal frequency
Obsolete Product(s) - Obsolete Product(s)

STA016T13TR

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
IC DECODER AUDIO 2.5 64TQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet