LC717A30UJ
www.onsemi.com
5
Continued from the previous page.
Pin No. Pin Name I/O Descriptions
16 CdrvBar O Capacitance sensors drive signal inversion output
When using large sensor pads with high capacitance, additional capacitance is added between
CMAdd0 and CMAdd4 and CdrvBar. See figure 3.
Remain open if not in use.
18 Cdrv O Capacitance sensors drive output.
Cdrv and Cin printed circuit board patterns should be close to each other as they are
capacitively coupled.
19 INTOUT O Interrupt output pin. (Active high).
Remain open if not in use.
20 IFSEL I Interface Select.
IFSEL = “Low”(V
SS
) : SPI mode
IFSEL = “High”(V
DD
) : I
2
C mode
21 SCL/SCK I I
C = SCL clock input
SPI = SCK clock input
22 SDA/SI I/O I
C = SDA data input/output
SPI = SI data input
23 SA0/SO I/O I
C = SA0 slave address selection input.
SPI = SO data output
24 nCS I
I
C = “High”(V
DD
).
SPI = nCS chip select inversion input.
25 nRST I Reset signal inversion input pin.
nRST = “Low”(V
SS
), in reset state.
Cin0 to Cin7, CMAdd0, CMAdd4, Cref, CrefAdd, CdrvBar and Tout0 to Tout4 are “Hi-Z”
26 Non Connect - Connect to Ground.
29 Tout3 O Test pin, must remain open.
30 Tout4 O Test pin, must remain open.
Note 1 : For noise de-coupling place a high-valued capacitor and a low-valued capacitor in parallel between V
DD
and V
SS
. The small-
valued capacitor, at least 0.1 μF, should be mounted near the LSI.
Note 2 : When V
SS
terminal is not grounded, in battery-powered mobile equipment, detection sensitivity may be degraded.
PIN FUNCTIONS
Pin No. Pin Name I/O Pin Functions Pin Type
1 V
DD
Power Power supply (+2.6 V to +5.5 V)
2 V
SS
Power Ground
27 Cin0 I/O Capacitance sensor input 0
28 Cin1 I/O Capacitance sensor input 1
4 Cin2 I/O Capacitance sensor input 2
5 Cin3 I/O Capacitance sensor input 3
8 Cin4 I/O Capacitance sensor input 4
9 Cin5 I/O Capacitance sensor input 5
12 Cin6 I/O Capacitance sensor input 6
13 Cin7 I/O Capacitance sensor input 7
10 CMAdd4 I/O Additional offset capacitance input pin for
the sensor inputs 4 to 7.
11 CMAdd0 I/O Additional offset capacitance input pin for
the sensor inputs 0 to 3.
15 Cref I/O
Reference capacitance input
17 CrefAdd I/O
Additional Reference capacitance input
Continued on the next page.
R
AMP
V
DD
V
SS
Buffer
