SI5100-F-BC Datasheet SI5100-F-BC | P10-P12

Si5100

10 Rev. 1.1

Table 5. AC Characteristics (Receiver PLL)

=1.8V ± 5%, T

= –20 to 85 °C)

Parameter Symbol Test Condition Min Typ Max Unit

Jitter Tolerance

(RXDIN = 100 mV

PPD

, PRBS31)

TOL(PP)

f = 10 – 600 Hz 15

——UI

f=0.6–6kHz 15

——UI

f=6–100kHz 9

——UI

f = 100 kHz–1 MHz 0.4 — — UI

f = 1–20 MHz 0.3 — — UI

Acquisition Time T

—— 2 ms

Input Reference Clock Frequency

(REFSEL = 1)

FREQ

REFRATE = 1 — 155 169 MHz

REFRATE = 0 — 78 84.4 MHz

Reference Clock Duty Cycle RC

DUTY

40 50 60 %

Reference Clock Frequency

Tolerance

TOL

–100 — 100 ppm

Frequency Difference at which

Receive PLL goes out of Lock

(REFCLK compared to the

divided down VCO clock)

LOL

610 732 860 ppm

Frequency Difference at which

Receive PLL goes into Lock

(REFCLK compared to the

divided down VCO clock)

LOCK — 366 240 ppm

Notes:

1. Bellcore specifications: GR-253-CORE, Issue 3, September 2000.

2. Instrument limited.

Si5100

Rev. 1.1 11

Table 6. AC Characteristics (Transmitter Clock Multiplier)

=1.8V ±5%, T

= –20 to 85 °C)

Parameter Symbol Test Condition Min Typ Max Unit

Jitter Transfer Bandwidth

(OC–48: 2.48832 Gbps)

BWSEL[1:0] = 00

BWSEL[1:0] = 01

BWSEL[1:0] = 10

BWSEL[1:0] = 11

—

120

200

kHz

Jitter Transfer Bandwidth

(FEC: 2.66667 Gbps)

BWSEL[1:0] = 00

BWSEL[1:0] = 01

BWSEL[1:0] = 10

BWSEL[1:0] = 11

—

120

200

kHz

Jitter Transfer Peaking — 0.05 0.1 dB

Acquisition Time T

Valid REFCLK — — 20 ms

Input Reference Clock Frequency RC

FREQ

REFRATE = 1

REFRATE = 0

—

155

169

84.4

MHz

Input Reference Clock Duty

Cycle

DUTY

40 — 60 %

Input Reference Clock Frequency

Tol e r anc e

TOL

–100 — 100 ppm

Random rms Jitter Generation,

TXCLKOUT (PRBS 31)

GEN(rms)

BWSEL[1:0] = 00

BWSEL[1:0] = 01

BWSEL[1:0] = 10

BWSEL[1:0] = 11

—

2.5

2.0

1.7

3.4

2.4

2.1

1.8

mUI

rms

mUI

rms

mUI

rms

mUI

rms

Total Peak-to-Peak Jitter Genera-

tion, TXCLKOUT, TXDOUT

(PRBS 31)

GEN(pp)

BWSEL[1:0] = 00

BWSEL[1:0] = 01

BWSEL[1:0] = 10

BWSEL[1:0] = 11

—

25.5

24.0

22.0

mUI

Notes:

1. Bellcore specifications: GR-253-CORE, Issue 3, September 2000.

2. Full duplex; REFCLK = 155 MHz.

Si5100

12 Rev. 1.1

Table 7. Absolute Maximum Ratings

Parameter Symbol Value Unit

DC Supply Voltage V

–0.5 to 2.2 V

LVTTL I/O Supply Voltage V

DDIO

–0.5 to 4.0 V

Differential Input Voltage (LVDS Input) V

DIF

Differential Input Voltage (LVDS Output) V

DIF

–0.3 to (V

+ 0.3) V

Differential Input Voltage (LVTTL Input) V

DIF

2.4 V

Differential Input Voltage (LVTTL Output) V

DIF

Maximum Current any output PIN ±50 mA

Operating Junction Temperature T

JCT

–55 to 150 °C

Storage Temperature Range T

STG

–55 to 150 °C

ESD HBM (2.5 GHz Pins) 1 kV

ESD HBM Tolerance (100 pF, 1.5 k

Ω)2kV

Note: Permanent device damage can occur if the above Absolute Maximum Ratings are exceeded. Restrict functional

operation to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum

rating conditions for extended periods might affect device reliability.

Table 8. Thermal Characteristics

Parameter Symbol Test Condition Value Unit

Thermal Resistance Junction to Ambient ϕ

Still Air 20 °C/W

P1-P3 P4-P6 P7-P9 P10-P12 P13-P15 P16-P18 P19-P21 P22-P24 P25-P27 P28-P30 P31-P33 P34-P36 P37-P39 P40-P40

SI5100-F-BC

Mfr. #:

Buy SI5100-F-BC

Manufacturer:

Silicon Labs

Description:

IC TXRX SERIAL/DESERIAL 195CBGA

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet

SI5100-F-BC