1
®
FN3577.8
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2000, 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
HI1175
8-Bit, 20MSPS, Flash A/D Converter
The HI1175 is an 8-bit, analog-to-digital converter built in a
1.4µm CMOS process. The low power, low differential gain
and phase, high sampling rate, and single 5V supply make
the HI1175 ideal for video and imaging applications.
The adoption of a 2-step flash architecture achieves low
power consumption (60mW) at a maximum conversion
speed of 20MSPS (Min), 35MSPS typical with only a 2.5
clock cycle data latency. The HI1175 also features digital
output enable/disable and a built in voltage reference. The
HI1175 can be configured to use the internal reference or an
external reference if higher precision is required.
Features
Resolution . . . . . . . . . . . . . . . . . . . . 8-Bit ±0.3 LSB (DNL)
Maximum Sampling Frequency . . . . . . . . . . . . . .20MSPS
Low Power Consumption . . . . . . 60mW (at 20MSPS Typ)
(Reference Current Excluded)
Built-In Sample and Hold Circuit
Built-In Reference Voltage Self Bias Circuit
Three-State TTL Compatible Output
Single +5V Power Supply
Low Input Capacitance. . . . . . . . . . . . . . . . . . . 11pF (Typ)
Reference Impedance . . . . . . . . . . . . . . . . . . .300 (Typ)
Evaluation Board Available (HI1175-EV)
•Low Cost
Direct Replacement for the Sony CXD1175
Applications
Video Digitizing
PC Video Capture
Image Scanners
TV Set Top Boxes
•Multimedia
Personal Communication Systems (PCS)
Pinout
HI1175 (SOIC)
TOP VIEW
Ordering Information
PART NUMBER
TEMP.
RANGE (
o
C) PACKAGE
PKG.
NO.
HI1175JCB -40 to 85 24 Ld SOIC M24.2-S
HI1175-EV 25 Evaluation Board
DV
SS
D0 (LSB)
D1
D2
D3
D4
D6
D5
DV
DD
CLK
V
RB
AV
SS
V
IN
AV
DD
V
RBS
V
RT
V
RTS
AV
DD
AV
DD
DV
DD
OE
DV
SS
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
21
22
23
24
15
14
13
D7 (MSB)
AV
SS
Data Sheet October 25, 2005
P
b
-
F
r
e
e
a
n
d
R
o
H
S
C
o
m
p
l
i
a
n
t
2
Functional Block Diagram
Typical Application Schematic
LOWER
DATA
LATCHES
UPPER
DATA
LATCHES
LOWER
ENCODER
(4-BIT)
LOWER
ENCODER
(4-BIT)
UPPER
ENCODER
(4-BIT)
LOWER
COMPARATORS
WITH S/H (4-BIT)
UPPER
COMPARATORS
WITH S/H (4-BIT)
REFERENCE VOLTAGE
CLOCK GENERATOR
OE
DV
SS
D0 (LSB)
D1
D2
D3
D4
D5
D6
D7 (MSB)
DV
DD
CLK
11
10
9
8
7
6
5
4
3
2
1
12
LOWER
COMPARATORS
WITH S/H (4-BIT)
24
23
20
21
22
19
14
15
16
17
18
13
DV
SS
V
RB
V
RBS
AV
SS
AV
SS
V
IN
AV
DD
V
RT
V
RTS
AV
DD
AV
DD
DV
DD
0.6V (Typ)
2.6V (Typ)
: Ceramic Chip Capacitor 0.1µF.
: Analog GND.
:Digital GND.
NOTE: It is necessary that AV
DD
and DV
DD
pins be driven from the same supply. The gain of analog input signal can be changed by adjust-
ing the ratio of R2 to R1.
D0 (LSB)
D1
D2
D3
D4
D6
D5
CLK
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
21
22
23
24
15
14
13
D7 (MSB)
V
IN
+
C9
4.7µF
HC04
CLOCK IN
+5V
C10
0.1µF
+5V
C12
0.1µF
C8
+
C7
4.7µF
C11
0.1µF
+5V
R12
+
-
CA158A
HI1175
R4
+
-
CA158A
R5
ICL8069
R11
+
-
HA2544
R2
R1
R13
R3
HI1175
3
Pin Descriptions and Equivalent Circuits
PIN
NUMBER SYMBOL EQUIVALENT CIRCUIT DESCRIPTION
1OE
When OE = Low, Data is valid.
When OE
= High, D0 to D7 pins high impedance.
2, 24 DV
SS
Digital GND.
3-10 D0 to D7 D0 (LSB) to D7 (MSB) Output.
11, 13 DV
DD
Digital +5V.
12 CLK Clock Input.
16 V
RTS
Shorted with V
RT
generates, +2.6V.
17 V
RT
Reference Voltage (Top).
23 V
RB
Reference Voltage (Bottom).
14, 15, 18 AV
DD
Analog +5V.
19 V
IN
Analog Input.
20, 21 AV
SS
Analog GND.
22 V
RBS
Shorted with V
RB
generates +0.6V.
1
DV
DD
DV
SS
D1
12
DV
DD
DV
SS
16
AV
DD
AV
DD
AV
SS
17 23
AV
DD
AV
SS
19
22
AV
SS
HI1175

HI1175JCB-T

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC ADC 8BIT FLASH 24SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet