OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

NB7NPQ7021MMUTXG

P1-P3P4-P6P7-P9
NB7NPQ7021M
www.onsemi.com
4
Table 5. RECOMMENDED OPERATING CONDITIONS Over operating free−air temperature range (unless otherwise noted)
Parameter
Description Min Nom Max Unit
V
CC
Main power supply 3.135 3.3 3.465 V
T
A
Operating free−air temperature −40 +85
°C
C
AC
AC coupling capacitor 75 100 265 nF
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond
the Recommended Operating Ranges limits may affect device reliability.
Table 6. POWER SUPPLY CHARACTERISTICS
Parameter Test Conditions Min
Typ
(Note 4)
Max Unit
I
CC
Active
Link in U0 with Super Speed Plus data transmission
130 mA
U2/U3 Link in U2 or U3 power saving state 2 mA
No USB Connection No connection state, termination disabled 560
mA
4. TYP values use VCC = 3.3 V, TA = 25_C.
Table 7. LVCMOS CONTROL PIN CHARACTERISTICS 4−State LVCMOS Inputs (CTRL_A0, CTRL_A1, CTRL_B0, CTRL_B1)
Parameter Test Conditions Min Typ Max Unit
V
IL
DC Input Setting “L” Input pin connected to GND GND 0.1*V
CC
V
V
IR
DC Input Setting “R” A specified resistor must be applied
between pin and GND
0.23*V
CC
0.33*V
CC
0.43*V
CC
V
V
IF
DC Input Setting “F” Input pin is left floating 0.56*V
CC
0.66*V
CC
0.76*V
CC
V
V
IH
DC Input Setting “H” Input pin connected to V
CC
V
CC
V
R
PU
Internal pull−up resistance 100
kW
R
PD
Internal pull−down resistance 200
kW
I
IH
High−level input current V
IN
= 3.465 V 25
mA
I
IL
Low−level input current V
IN
= GND, VCC = 3.465 V −45
mA
R
ext
External Resistor for input setting “R” 68
kW
5. Floating refers to a pin left in an open state, with no external connections.
Table 8. RECEIVER AC/DC CHARACTERISTICS Over operating free−air temperature range (unless otherwise noted)
Parameter
Test Conditions Min Typ Max Unit
V
RX−DIFF−pp
Input differential voltage swing AC−coupled, peak−to−peak differ-
ential
100 1200 mV
PP
V
RX−CM
Common−mode voltage bias in the
receiver (DC)
V
CC
V
Z
RX−DIFF
Differential input Resistance (DC) Present after an USB device is
detected on TX+/TX−
80 100 120
W
Z
RX−CM
Common−mode input Resistance (DC) Present after an USB device is
detected on TX+/TX−
20 25 30
W
Z
RX−HIGH−IMP
Common−mode input Resistance with
termination disabled (DC)
Present when no USB device is
detected on TX+
25 190
kW
V
TH−LFPS−pp
Low Frequency Periodic Signaling
(LFPS) Detect Threshold
Output voltage is considered
squelched below 25 mV.
100 200
300
mV
PP
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
NB7NPQ7021M
www.onsemi.com
5
Table 9. TRANSMITTER AC/DC CHARACTERISTICS Over operating free−air temperature range (unless otherwise noted)
Parameter
Test Conditions Min Typ Max Unit
V
sw_100M
−1 dB compression point Output
swing at 100 MHz
100 MHz Sine Wave 1200 mV
PPd
V
sw_5G
−1 dB compression point Output
swing at 5 GHz
5 GHz Sine Wave 900 mV
PPd
C
TX
TX input capacitance to GND At 2.5 GHz 1.25 pF
Z
TX−DIFF
Differential output impedance
(DC)
Present after an USB device is detected
on TX+/TX−
80 100 120
W
Z
TX−CM
Common−mode output imped-
ance (DC)
Present after an USB device is detected
on TX+/TX−
20
25 30
W
I
TX−SC
TX short circuit current TX+ or TX− shorted to GND 40 mA
V
TX−CM
Common−mode voltage bias in
the transmitter (DC)
100 mV, 50 MHz, 5 Gbps and 10 Gbps,
prbs 2^7
V
CC
−
0.8
V
CC
V
V
TX−CM−ACpp
AC common−mode peak−to−peak
Voltage swing in active mode
Within U0 and at 50 MHz (LFPS) 100 mV
PP
V
TX−IDLE−DIFF−ACpp
Differential voltage swing during
electrical idle
Tested with a high−pass filter 0 10 mV
PP
V
TX−RXDET
Voltage change to allow receiver
detect
The change in voltage that triggers de-
tection of a receiver.
325 600 mV
t
R
, t
F
Output rise, fall time 20% − 80% of differential voltage mea-
sured 1 inch from the output pin, 1 GHz
clock, 800 mV differential amplitude
35 ps
t
RF−MM
Output rise, Fall time mismatch 20% − 80% of differential voltage mea-
sured 1 inch from the output pin
10 ps
t
diff−LH
, t
diff−HL
Differential propagation delay Propagation delay between 50% level at
input and output
110 ps
t
idleExit
Idle exit time 50 MHz clock signal, EQ an FG setting
“11 (Default)”
10 ns
t
idleEntry
Idle entry time 50 MHz clock signal, EQ an FG setting
“11 (Default)”
60 ps
Table 10. TIMING AND JITTER CHARACTERISTICS
Parameter Test Conditions Min Typ Max Unit
TIMING
t
READY
Time from power applied until
RX termination is enabled
Apply 0 V to V
CC
, connect USB ter−
mination to TX±, apply 3.3 V to
V
CC
, and measure when Z
RX−DIFF
is enabled
100 ms
JITTER FOR 5 Gbps
T
JTX−EYE
Total jitter (Notes 6, 7)
EQ = 5 dB, FG = 0 dB,
EQ and FG Setting “LL”
0.20 UI
D
JTX
Deterministic jitter (Note 7) 0.10 UI
R
JTX
Random jitter (Note 7) 0.07 UI
JITTER FOR 10 Gbps
T
JTX−EYE
Total jitter (Notes 6, 7)
EQ = 5 dB, FG = 0 dB,
EQ and FG Setting “LL”
0.22 UI
D
JTX
Deterministic jitter (Note 7) 0.08 UI
R
JTX
Random jitter (Note 7) 0.06 UI
6. Includes RJ at 10
−12
.
7. Measured at the ends of reference channel with a K28.5 pattern, VID = 1000 mVpp, −3.5 dB de−emphasis from source.
8. 5 Gbps, UI = 200 ps for 10 Gbps, UI = 100 ps
NB7NPQ7021M
www.onsemi.com
6
PARAMETER MEASUREMENT DIAGRAMS
Figure 3. Propagation Delay Figure 4. Output Rise and Fall Times
20%
80%
t
R
t
F
VOH
VOL
t
diff−LH
tdiff−HL
Rx−
Rx+
Tx−
Tx+
APPLICATION GUIDELINES
LFPS Compliance Testing
As part of USB 3.1 compliance test, the host or peripheral
must transmit a LFPS signal that adheres to the spec
parameters. The NB7NPQ7021M is tested as a part of a USB
compliant system to ensure that it maintains compliance
while increasing system performance.
LFPS Functionality
USB 3.1, Gen1 and Gen2 use Low Frequency Periodic
Signaling (LFPS) to implement functions like exiting
low−power modes, performing warm resets and providing
link training between host and peripheral devices. LFPS
signaling consists of bursts of frequencies ranging between
10 to 50 MHz and can have specific burst lengths or repeat
rates.
Ping.LFPS for TX Compliance
During the transmitter compliance, the system under test
must transmit certain compliance patterns as defined by the
USB−IF. In order to toggle through these patterns for various
tests, the receiver must receive a ping. LFPS signal from
either the test suite or a separate pattern generator. The
standard signal comprises of a single burst period of 100 ns
at 20 MHz.
Control Pin Settings
Control pins A1, A0, B1, and B0 control the flat gain and
the equalization of channels A and B of the NB7NPQ7021M
Device.
The Float (Default) Setting “F” can be set by leaving the
control pins in a floating state. The Redriver will internally
bias the control pins to the correct voltage to achieve this if
the pin is not connected to a voltage source. The low setting
“L” can be set by pulling the control pin to ground. Likewise
the high setting “H” can be set by pulling the pin high to
VCC. The R
external
setting can be set by adding a 68 K
resistor from the control pin to ground. This will bias the
Redriver internal voltage to 33% of VCC.
Linear Equalization
The linear equalization that the NB7NPQ7021M provides
compensates for losses that occur naturally along board
traces and cable lines. Linear Equalization boosts high
frequencies and lower frequencies linearly so when
transmitting at varying frequencies, the voltage amplitude
will remain consistent. This compensation electrically
counters losses and allows for longer traces to be possible
when routing.
DC Flat Gain
DC flat gain equally boosts high and low frequency
signals, and is essential for countering low frequency losses.
DC flat gain can also be used to simulate a higher input
signal from a USB Controller. If a USB controller can only
provide 800 mV differential to a receiver, it can be boosted
to 1128 mV using 3 dB of flat gain.
Total Gain
When using Flat Gain with Equalization in a USB
application it is important to make sure that the total voltage
does not exceed 1200 mV. Total gain can be calculated by
adding the EQ gain to the Flat Gain.
P1-P3P4-P6P7-P9

NB7NPQ7021MMUTXG

Mfr. #:
Buy NB7NPQ7021MMUTXG
Manufacturer:
ON Semiconductor
Description:
USB Interface IC DUAL CHN USB 3.0/3.1 LINEAR REDRIVER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet