AD8116
–15–
From a circuit standpoint, this output crosstalk mechanism
looks like a transformer with a mutual inductance between
the windings that drives a load resistor. For low frequencies,
the magnitude of the crosstalk is given by:
|XT| = 20 log
10
(Mxy × s/R
L
)
where Mxy is the mutual inductance of output x to output y and
R
L
is the load resistance on the measured output. This crosstalk
mechanism can be minimized by keeping the mutual inductance
low and increasing R
L
. The mutual inductance can be kept low
by increasing the spacing of the conductors and minimizing
their parallel length.
One way to increase the load resistance is to buffer the outputs
with a high input impedance buffer as shown in Figure . The
AD8079AR is a dual buffer that can be strapped for a gain of +2
(B grade = +2.2). This offsets the halving of the signal when
driving a standard back-terminated video cable.
The input of the buffer requires a path for bias current. This can
be provided by a 500 Ω to 5 kΩ resistor to ground. This resistor
also serves the purpose of biasing the outputs of the crosspoints
at zero volts when all the outputs are disabled.
In addition, the load resistor actually lowers the crosstalk com-
pared to the conditions of the AD8116 outputs driving a high
impedance (greater than 10 kΩ) or driving a video load (150 Ω).
This is because the electric field crosstalk that dominates in the
high impedance case has a phase of –90 degrees, while the mag-
netic field crosstalk that dominates in the video load case has a
phase of +90 degrees. With a 500 Ω to 5 kΩ load, the contribu-
tions from each of these is roughly equal, and there is some
cancellation of crosstalk due to the phase differences.
PCB Layout
Extreme care must be exercised to minimize additional crosstalk
generated by the system circuit board(s). The areas that must be
carefully detailed are grounding, shielding, signal routing and
supply bypassing.
The packaging of the AD8116 is designed to help keep the
crosstalk to a minimum. Each input is separated from each
other’s input by an analog ground pin. All of these AGNDs
should be directly connected to the ground plane of the circuit
board. These ground pins provide shielding, low impedance
return paths and physical separation for the inputs. All of these
help to reduce crosstalk.
Each output is separated from its two neighboring outputs by
analog supply pins of either polarity. Each of these analog sup-
ply pins provides power to the output stages of only the two
adjacent outputs. These supply pins provide shielding, physical
separation and low impedance supply for the channel outputs.
Individual bypassing of each of these supply pins with a
0.01 μF chip capacitor directly to the ground plane minimizes
high frequency output crosstalk via the mechanism of sharing
common impedances.
Each output also has an on-chip compensation capacitor that is
individually tied to a package pin via the signals called AGND00
through AGND15. This technique reduces crosstalk by preventing
the currents that flow in these paths from sharing a common
impedance on the IC and in the package pins. These AGNDxx
signals should all be connected directly to the ground plane.
The input and output signals minimize crosstalk if they are
located between ground planes on layers above and below, and
separated by ground in between. Vias should be located as close
to the IC as possible to carry the inputs and outputs to the inner
layer. The only place the input and output signals surface is at
the input termination resistors and the output series back termi-
nation resistors. These signals should also be separated, to the
extent possible, as soon as they emerge from the IC package.
+V
S
AD8079AR
–V
S
1k
1k
AD8116
OUTXX
OUTYY
AD8116
OUTZZ
OUTWW
–5V
0.1F
75
75
75
75
0.1F
10F
+
+5V
TO OTHER
AD8116 OUTPUTS
G = +2
G = +2
10F
+
Figure 9. Buffering Wired OR Outputs with the AD8079
REV. C
AD8116
OUTLINE DIMENSIONS
0.75
0.60
0.45
1.60
MAX
VIEW A
TOP VIEW
(PINS DOWN)
1
32
33
65
64
96
97128
0.40
BSC
LEAD PITCH
0.23
0.13
PIN 1
1.45
1.40
1.35
0.15
0.05
0.20
0.09
0.08 MAX
COPLANARITY
VIEW A
ROTATED 90° CCW
SEATING
PLANE
3.5°
16.20
16.00 SQ
15.80
14.20
14.00 SQ
13.80
Figure 10. 128-Lead Low Profile Quad Flat Package [LQFP]
(ST-128-1)
Dimensions shown in millimeters
ORDERING GUIDE
Model
1
Temperature Range Package Description Package Option
AD8116JSTZ 0°C to 70°C 128-Lead Low Profile Quad Flat Package [LQFP] ST-128-1
1
Z = RoHS-Compliant Part.
REVISION HISTORY
5/16—Rev. B to Rev. C
Changes to General Description ..................................................... 1
Changes to Off Isolation, Input-Output Parameter ...................... 2
Changes to Areas of Crosstalk Section ......................................... 13
Deleted Evaluation Board Section ................................................ 15
Deleted Figure 10; Renumbered Sequentially ............................. 16
Moved Outline Dimensions, Ordering Guide, and Revision
History .............................................................................................. 16
Updated Outline Dimensions ........................................................ 16
Changes to Ordering Guide ........................................................... 16
Deleted Figure 11 ............................................................................ 17
Deleted Figure 12 ............................................................................ 18
Deleted Figure 13 ............................................................................ 19
Deleted Figure 14 ............................................................................ 20
Deleted Figure 15 ............................................................................ 21
Deleted Figure 16 ............................................................................ 22
Deleted Figure 17 ............................................................................ 23
Deleted Controlling the Evaluation Board from a PC Section,
Figure 18, and Overshoot on PC Printer Ports’ Data Lines
Section .............................................................................................. 24
Deleted Figure 19 ............................................................................ 25
6/01—Rev. A to Rev. B
Correction to Pin Number in Pin Function Description ............ 6
©2016 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
C01071a-0-5/16(C)
±±
REV. C

AD8116JSTZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog & Digital Crosspoint ICs 200MHz 16 x 16 Buffered
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet