.......................Document #: 38-07094 Rev. *B Page 6 of 20
CY28317-2 Serial Configuration Map
1. The serial bits will be read by the clock driver in the following
order:
Byte 0 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N – Bits 7, 6, 5, 4, 3, 2, 1, 0
2. All unused register bits (reserved and N/A) should be
written to a “0” level.
3. All register bits labeled “Write with 1" must be written to one
during initialization.
Byte 0: Control Register 0
Bit Pin# Name Default Description
Bit 7 – Spread Select1 0 See definition in Bit[0]
Bit 6 – SEL2 0 See Table 6
Bit 5 – SEL1 0 See Table 6
Bit 4 – SEL0 0 See Table 6
Bit 3 – FS_Override 0 0 = Select operating frequency by FS[4:0] input pins
1 = Select operating frequency by SEL[4:0] settings
Bit 2 – SEL4 0 See Table 6
Bit 1 – SEL3 0 See Table 6
Bit 0 – Spread Select0 0 ‘00’ = OFF
‘01’ = –0.5%
‘10’ = ±0.5%
‘11’ = ±0.25%
Byte 1: Control Register 1
Bit Pin# Name Default Description
Bit 7 10 Latched FS4 input X Latched FS[4:0] inputs. These bits are read-only.
Bit 6 11 Latched FS3 input X
Bit 5 2 Latched FS2 input X
Bit 4 26 Latched FS1 input X
Bit 3 27 Latched FS0 input X
Bit 2 48 CPU0 1 (Active/Inactive)
Bit 1 47 CPU1 1 (Active/Inactive)
Bit 0 44, 43 CPUT, CPUC 1 (Active/Inactive)
Byte 2: Control Register 2
Bit Pin# Name Default Description
Bit 7 39 SDRAM6 1 (Active/Inactive)
Bit 6 10 PCI0_F 1 (Active/Inactive)
Bit 5 17 PCI6 1 (Active/Inactive)
Bit 4 16 PCI5 1 (Active/Inactive)
Bit 3 15 PCI4 1 (Active/Inactive)
Bit 2 14 PCI3 1 (Active/Inactive)
Bit 1 13 PCI2 1 (Active/Inactive)
Bit 0 11 PCI1 1 (Active/Inactive)
Byte 3: Control Register 3
Bit Pin# Name Default Description
Bit 7 – Reserved 1 Reserved
Bit 6 – SEL_48MHz 0 0 = 24 MHz
1 = 48 MHz