PTN3361B_2 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 02 — 7 October 2009 21 of 29
NXP Semiconductors
PTN3361B
HDMI/DVI level shifter with dongle detect and DDC buffer
11.2 Differential outputs
The level shifter’s differential outputs are designed to meet HDMI version 1.3 and
DVI version 1.0 specifications.
[1] V
TT
is the DC termination voltage in the HDMI or DVI sink. V
TT
is nominally 3.3 V.
[2] The open-drain output pulls down from V
TT
.
[3] Swing down from TMDS termination voltage (3.3 V ± 10 %).
[4] This differential skew budget is in addition to the skew presented between IN_D+ and IN_D− paired input pins.
[5] This lane-to-lane skew budget is in addition to skew between differential input pairs.
[6] Jitter budget for differential signals as they pass through the level shifter.
11.3 HPD_SINK input, HPD_SOURCE output
[1] Low-speed input changes state on cable plug/unplug.
[2] Time from HPD_SINK changing state to HPD_SOURCE changing state. Includes HPD_SOURCE rise/fall time.
[3] Time required to transition from V
OH
to V
OL
or from V
OL
to V
OH
.
[4] Guarantees HPD_SINK is LOW when no display is plugged in.
Table 11. Differential output characteristics for OUT_Dx signals
Symbol Parameter Conditions Min Typ Max Unit
V
OH(se)
single-ended HIGH-level
output voltage
PES[1:0] = 00b
[1]
V
TT
− 0.01 V
TT
V
TT
+ 0.01 V
V
OL(se)
single-ended LOW-level
output voltage
PES[1:0] = 00b
[2]
V
TT
− 0.60 V
TT
− 0.50 V
TT
− 0.40 V
∆V
O(se)
single-ended output
voltage variation
logic 1 and logic 0 state applied
respectively to differential inputs
IN_Dn; R
ref(ext)
connected;
see
Table 8
[3]
450 500 600 mV
I
OZ
OFF-state output current single-ended - - 10 µA
t
r
rise time 20 % to 80 % 75 - 240 ps
t
f
fall time 80 % to 20 % 75 - 240 ps
t
sk
skew time intra-pair
[4]
- - 10 ps
inter-pair
[5]
- - 250 ps
t
jit
jitter time jitter contribution
[6]
- - 7.4 ps
Table 12. HPD characteristics
Symbol Parameter Conditions Min Typ Max Unit
V
IH
HIGH-level input voltage HPD_SINK
[1]
2.0 5.0 5.3 V
V
IL
LOW-level input voltage HPD_SINK 0 - 0.8 V
I
LI
input leakage current HPD_SINK - - 15 µA
V
OH
HIGH-level output voltage HPD_SOURCE 2.5 - V
DD
V
V
OL
LOW-level output voltage HPD_SOURCE 0 - 0.2 V
t
PD
propagation delay from HPD_SINK to HPD_SOURCE;
50 % to 50 %
[2]
- - 200 ns
t
t
transition time HPD_SOURCE rise/fall; 10 % to 90 %
[3]
1 - 20 ns
R
pd
pull-down resistance HPD_SINK input pull-down resistor
[4]
100 200 300 kΩ