Production Data WM1824
w
PD, Rev 4.1, December 2011
7
POWER CONSUMPTION MEASUREMENTS
Test Conditions
LINEVDD=AVDD=DBVDD=3.3V, LINEGND=AGND=0V, T
A
=+25°C, quiescent (no signal)
TEST CONDITIONS
IAVDD
(mA)
ILINEVDD
(mA)
DBVDD
(mA)
TOTAL
(mA)
Off
No clocks applied 0.8
1.0 0.0 1.8
fs=48kHz, MCLK=256fs
Standby
MUTE ¯¯¯¯¯ = 0 0.2
2.1 0.02 2.32
Playback
MUTE ¯¯¯¯¯ = 1 4.7
6.0 0.02 10.72
fs=96kHz, MCLK=256fs
Standby
MUTE ¯¯¯¯¯ = 0 0.2
2.7 0.03 2.93
Playback
MUTE ¯¯¯¯¯ = 1 5.2
8.5 0.03 13.73
fs=192kHz, MCLK=128fs
Standby
MUTE ¯¯¯¯¯ = 0 0.2
2.7 0.04 2.94
Playback
MUTE ¯¯¯¯¯ = 1 5.2
8.4 0.04 13.64
WM1824 Production Data
w
PD, Rev 4.1, December 2011
8
SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK TIMING
Figure 1 System Clock Timing Requirements
Test Conditions
LINEVDD=AVDD=DBVDD=2.97~3.63V, LINEGND=AGND=0V, T
A
=+25°C
PARAMETER SYMBOL MIN TYP MAX UNIT
Master Clock Timing Information
MCLK cycle time
t
MCLKY
27 500 ns
MCLK high time
t
MCLKH
11 ns
MCLK low time
t
MCLKL
11 ns
MCLK duty cycle (t
MCLKH
/t
MCLKL)
40:60 60:40 %
Production Data WM1824
w
PD, Rev 4.1, December 2011
9
AUDIO INTERFACE TIMING – SLAVE MODE
Figure 2 Digital Audio Data Timing – Slave Mode
Test Conditions
LINEVDD=AVDD=DBVDD=2.97~3.63V, LINEGND=AGND=0V, T
A
=+25
°
C, Slave Mode
PARAMETER SYMBOL MIN TYP MAX UNIT
Audio Data Input Timing Information
BCLK cycle time
t
BCY
27 ns
BCLK pulse width high
t
BCH
11 ns
BCLK pulse width low
t
BCL
11 ns
LRCLK set-up time to BCLK rising edge
t
LRSU
7 ns
LRCLK hold time from BCLK rising edge
t
LRH
5 ns
DACDAT hold time from LRCLK rising edge
t
DH
5 ns
DACDAT set-up time to BCLK rising edge
t
DS
7 ns
Table 1 Slave Mode Audio Interface Timing
Note:
BCLK period should always be greater than or equal to MCLK period.

WM1824CGEFL/V

Mfr. #:
Manufacturer:
Cirrus Logic
Description:
Audio D/A Converter ICs Stereo DAC w/ 2Vrms ground ref line Dvr
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet