74AHC00PW,112 Datasheet 74AHC00PW,118, 74AHC00PW,112, 74AHCT00PW,118 | P1-P3

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the

tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS

semiconductors with its focus on the automotive, industrial, computing, consumer and wearable

application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use

the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,

use http://www.nexperia.com

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use

salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on

the version, as shown below:

reserved

Should be replaced with:

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail

or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and

understanding,

Kind regards,

Team Nexperia

1. General description

The 74AHC00; 74AHCT00 is a high-speed Si-gate CMOS device and is pin compatible

with Low-power Schottky TTL (LSTTL). It is speciﬁed in compliance with JEDEC

standard No. JESD7-A.

The 74AHC00; 74AHCT00 provides the quad 2-input NAND function.

2. Features

n Balanced propagation delays

n All inputs have Schmitt-trigger actions

n Inputs accept voltages higher than V

n Input levels:

u For 74AHC00: CMOS level

u For 74AHCT00: TTL level

n ESD protection:

u HBM EIA/JESD22-A114E exceeds 2000 V

u MM EIA/JESD22-A115-A exceeds 200 V

u CDM EIA/JESD22-C101C exceeds 1000 V

n Multiple package options

n Speciﬁed from −40 °C to +85 °C and from −40 °C to +125 °C

3. Ordering information

74AHC00; 74AHCT00

Quad 2-input NAND gate

Rev. 04 — 28 April 2008 Product data sheet

Table 1. Ordering information

Type number Package

Temperature range Name Description Version

74AHC00

74AHC00D −40 °C to +125 °C SO14 plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

74AHC00PW −40 °C to +125 °C TSSOP14 plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

SOT402-1

74AHC00BQ −40 °C to +125 °C DHVQFN14 plastic dual in-line compatible thermal enhanced very

thin quad ﬂat package; no leads; 14 terminals;

body 2.5 × 3 × 0.85 mm

SOT762-1

Product data sheet Rev. 04 — 28 April 2008 2 of 14

NXP Semiconductors

74AHC00; 74AHCT00

Quad 2-input NAND gate

4. Functional diagram

5. Pinning information

5.1 Pinning

74AHCT00

74AHCT00D −40 °C to +125 °C SO14 plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

74AHCT00PW −40 °C to +125 °C TSSOP14 plastic thin shrink small outline package; 14 leads;

body width 4.4 mm

SOT402-1

74AHCT00BQ −40 °C to +125 °C DHVQFN14 plastic dual in-line compatible thermal enhanced very

thin quad ﬂat package; no leads; 14 terminals;

body 2.5 × 3 × 0.85 mm

SOT762-1

Table 1. Ordering information

…continued

Type number Package

Temperature range Name Description Version

Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram (one gate)

mna212

mna246

mna211

(1) The die substrate is attached to this pad using

conductive die attach material. It can not be used as a

supply pin or input.

Fig 4. Pin conﬁguration SO14 and TSSOP14 Fig 5. Pin conﬁguration DHVQFN14

1A V

1B 4B

1Y 4A

2A 4Y

2B 3B

2Y 3A

GND 3Y

001aac938

7 8

001aac939

Transparent top view

2Y 3A

2B 3B

2A 4Y

1Y 4A

1B 4B

GND

(1)

GND

6 9

5 10

4 11

3 12

2 13

terminal 1

index area

P1-P3 P4-P6 P7-P9 P10-P12 P13-P15

74AHC00PW,112

Mfr. #:

Buy 74AHC00PW,112

Manufacturer:

Nexperia

Description:

Logic Gates QUAD 2-INPUT NAND

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

74AHC00PW,112

74AHC00PW,112

Products related to this Datasheet