LTC4257
13
4257fb
APPLICATIO S I FOR ATIO
WUUU
However, if the standard diode bridge is replaced with a
Schottky bridge, the transition points between modes will
be affected. The application circuit (Figure 11) shows a
technique for using Schottky diodes while maintaining
proper threshold points to meet IEEE 802.3af compliance.
Auxiliary Power Source
In some applications, it may be desirable to power the PD
from an auxiliary power source such as a wall transformer.
The auxiliary power can be injected into the PD at several
locations and various trade-offs exist. Power can be
injected at the 3.3V or 5V output of the isolated power
supply with the use of a diode ORing circuit. This method
accesses the internal circuits of the PD after the isolation
barrier and therefore meets the 802.3af isolation safety
requirements for the wall transformer jack on the PD.
Power can also be injected into the PD interface portion of
the LT4257. In this case, it is necessary to ensure the user
cannot access the terminals of the wall transformer jack
on the PD since this would compromise the 802.3af
isolation safety requirements. Figure 9 demonstrates three
methods of diode ORing external power into a PD. Option
1 inserts power before the LTC4257 while options 2 and 3
insert power after the LTC4257.
If power is inserted before the LTC4257 (option 1), it is
necessary for the wall transformer to exceed the LTC4257
UVLO turn-on requirement and limit the maximum voltage
to 57V. This option provides input current limiting for the
transformer, provides valid power good signaling and sim-
plifies power priority issues. As long as the wall transformer
applies power to the PD before the PSE, it will take priority
and the PSE will not power up the PD because the wall power
will corrupt the 25k signature. If the PSE is already pow-
ering the PD, the wall transformer power will be in parallel
with the PSE. In this case, priority will be given to the higher
supply voltage. If the wall transformer voltage is higher, the
PSE should remove line voltage since no current will be
drawn from the PSE. On the other hand, if the wall trans-
former voltage is lower, the PSE will continue to supply
power to the PD and the wall transformer power will not be
used. Proper operation should occur in either scenario.
Auxiliary power can be applied after the LTC4257 as shown
in option 2. In this configuration, the wall transformer does
not need to exceed the LTC4257 turn-on UVLO requirement;
however, it is necessary to include diode D9 to prevent the
transformer from applying power to the LTC4257. The
transformer voltage requirements will be governed by the
needs of the PD switcher and may exceed 57V. However,
power priority issues require more intervention. If the wall
transformer voltage is below the PSE voltage, then priority
will be given to the PSE power. The PD will draw power from
the PSE while the transformer will sit unused. This configu-
ration is not a problem in a PoE system. On the other hand,
if the wall transformer voltage is higher than the PSE volt-
age, the PD will draw power from the transformer. In this
situation, it is necessary to address the issue of power
cycling that may occur if a PSE is present. The PSE will detect
the PD and apply power. If the PD is being powered by the
wall transformer, then the PD will not meet the minimum
load requirement and the PSE will subsequently remove
power. The PSE will again detect the PD and power cycling
will start. With a transformer voltage above the PSE volt-
age, it is necessary to install a minimum load on the output
of the LTC4257 to prevent power cycling. Refer to the
LTC4257-1 data sheet for an alternative implementation of
option 2 which uses the Signature Disable feature.
The third option also applies power after the LTC4257, while
omitting diode D9. With the diode omitted, the transformer
voltage is applied to the LTC4257 in addition to the load.
For this reason, it is necessary to ensure that the transformer
maintain the voltage between 44V and 57V to keep the
LTC4257 in its normal operating range. The third option has
the advantage of automatically disabling the 25k signature
when the external voltage exceeds the PSE voltage.
LTC4257
14
4257fb
APPLICATIO S I FOR ATIO
WUUU
Figure 9. Auxiliary Power Source for PD
RX
6
RX
+
3
TX
2
TX
+
RJ45
T1
1
7
8
5
4
SPARE
+
SPARE
+
ISOLATED
WALL
TRANSFORMER
TO PHY
GND
8
45
OPTION 1: AUXILIARY POWER INSERTED BEFORE LTC4257
OPTION 2: AUXILIARY POWER INSERTED AFTER LTC4257
V
IN
V
OUT
44V TO 57V
D8
S1B
D3
SMAJ58A
TVS
C1
PD
LOAD
C14
0.1µF
100V
RX
6
RX
+
3
TX
2
TX
+
RJ45
T1
1
7
8
5
4
SPARE
+
SPARE
+
ISOLATED
WALL
TRANSFORMER
TO PHY
GND
LTC4257
LTC4257
BR2
DF01SA
~
~
+
BR1
DF01SA
~
~
+
BR1
DF01SA
~
~
+
8
45
V
IN
V
OUT
42571 F09
D10
S1B
D3
SMAJ58A
TVS
C1
MINIMUM
LOAD
PD
LOAD
D9
S1B
OPTION 3: AUXILIARY POWER APPLIED TO LTC4257 AND PD LOAD
RX
6
RX
+
3
TX
2
TX
+
RJ45
T1
1
7
8
5
4
SPARE
+
SPARE
+
ISOLATED
WALL
TRANSFORMER
TO PHY
44V TO 57V
GND
LTC4257
8
45
V
IN
V
OUT
D10
S1B
D3
SMAJ58A
TVS
C1
PD
LOAD
C14
0.1µF
100V
C14
0.1µF
100V
BR2
DF01SA
~
~
+
BR1
DF01SA
~
~
+
BR2
DF01SA
~
~
+
LTC4257
15
4257fb
Classification Resistor Selection (R
CLASS
)
IEEE 802.3af allows classifying PDs into four distinct
classes with class 4 being reserved for future use (Table 2).
An external resistor connected from R
CLASS
to V
IN
(Fig-
ure 3) sets the value of the classification current. The
designer should determine which power category the PD
falls into and then select the appropriate value of R
CLASS
from Table 2. If a unique classification current is required,
the value of R
CLASS
can be calculated as:
R
CLASS
= 1.237V/(I
DESIRED
– I
IN_CLASS
)
where I
IN_CLASS
is the LTC4257 IC supply current during
classification and is given in the electrical specifications.
The R
CLASS
resistor must be 1% or better to avoid
degrading the overall accuracy of the classification cir-
cuit. Resistor power dissipation will be 50mW maximum
and is transient so heating is typically not a concern. In
order to maintain loop stability, the layout should
minimize capacitance at the R
CLASS
node. The classifica-
tion circuit can be disabled by floating the R
CLASS
pin. The
R
CLASS
pin should not be shorted to V
IN
as this would
force the LTC4257 classification circuit to attempt to
source very large currents. In this case, the LTC4257 will
quickly go into thermal shutdown.
Power Good Interface
The PWRGD signal is controlled by a high voltage, open-
drain transistor. Examples of active-high and active-low
interface circuits for controlling the PD load are shown in
Figure 10.
In some applications it is desirable to ignore intermittent
power bad conditions. This can be accomplished by
including capacitor C15 in Figure 10 to form a lowpass
filter. With the components shown, power bad conditions
less than about 200µs will be ignored. Conversely, in other
applications it may be desirable to delay assertion of
PWRGD to the PD load. The PWRGD signal can be delayed
with the addition of capacitor C17 in Figure 10.
APPLICATIO S I FOR ATIO
WUUU
Figure 10. Power Good Interface Examples
GND
C1
5µF
100V
V
IN
8
4
–48V
V
OUT
5
*C15 OPTIONAL TO FILTER PWRGD.
SEE APPLICATIONS INFORMATION
LTC4257
PD
LOAD
SHDN
PWRGD
6
D6
5.1V
MMBZ5231B
C15*
0.047µF
10V
R9
100k
R9
100k
R18
10k
R18
10k
+
GND
C1
5µF
100V
Q1
FMMT2222
D6
MMBD4148
V
IN
8
4
48V
V
OUT
5
LTC4257
4257 F10
PD
LOAD
RUN
C17*
PWRGD
6
INTERNAL
PULLUP
+
ACTIVE-LOW ENABLE, 5.1V SWING
ACTIVE-HIGH ENABLE FOR RUN PIN WITH INTERNAL PULLUP
TO
PSE
TO
PSE
C15*
0.047µF
10V
*C15 AND C17 OPTIONAL TO FILTER PWRGD.
SEE APPLICATIONS INFORMATION

LTC4257IDD#TRPBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Power Switch ICs - POE / LAN IEEE 802.3af PD Pwr over E Int Cntr
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union