OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

IS61LPS102436A-166TQLI

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21
Integrated Silicon Solution, Inc. 7
Rev. C
05/27/2010
IS61VPS102436A, IS61LPS102436A, IS61VPS204818A, IS61LPS204818A
PIN CONFIGURATION
2M x 18
PIN DESCRIPTIONS
A0,A1 SynchronousAddressInputs.These
pinsmusttiedtothetwoLSBsofthe
address bus.
A Synchronous Address Inputs
ADSC
Synchronous Controller Address Status
ADSP
Synchronous Processor Address Status
ADV
SynchronousBurstAddressAdvance
BWa-BWb SynchronousByteWriteEnable
BWE SynchronousByteWriteEnable
CE,CE2,CE2 SynchronousChipEnable
CLK Synchronous Clock
DQa-DQb SynchronousDataInput/Output
DQPa-DQPb ParityDataI/O;DQPaisparityfor
DQa1-8;DQPbisparityforDQb1-8
GW SynchronousGlobalWriteEnable
MODE BurstSequenceModeSelection
OE OutputEnable
Vd d 3.3V/2.5VPowerSupply
Vd d q IsolatedOutputBufferSupply:
3.3V/2.5V
Vss Ground
ZZ SnoozeEnable
A
NC
NC
VDDQ
VSS
NC
DQPa
DQa
DQa
VSS
VDDQ
DQa
DQa
VSS
NC
VDD
ZZ
DQa
DQa
VDDQ
VSS
DQa
DQa
NC
NC
VSS
VDDQ
NC
NC
NC
A
A
CE
CE2
NC
NC
BWb
BWa
CE2
VDD
VSS
CLK
GW
BWE
OE
ADSC
ADSP
ADV
A
A
NC
NC
NC
VDDQ
VSS
NC
NC
DQb
DQb
VSS
VDDQ
DQb
DQb
NC
VDD
NC
VSS
DQb
DQb
VDDQ
VSS
DQb
DQb
DQPb
NC
VSS
VDDQ
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
100
99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45
MODE
A
A
A
A
A1
A0
NC
A
VSS
VDD
A
A
A
A
A
A
A
A
A
46 47 48 49 50
100-PIN TQFP
8 Integrated Silicon Solution, Inc.
Rev. C
05/27/2010
IS61VPS102436A, IS61LPS102436A, IS61VPS204818A, IS61LPS204818A
TRUTH TABLE
(1-8)
(3CEoption)
OPERATION ADDRESS CE CE2 CE2 ZZ ADSP ADSC ADV WRITE OE CLK DQ
DeselectCycle,Power-Down None H X X L X L X X X L-H High-Z
DeselectCycle,Power-Down None L X L L L X X X X L-H High-Z
DeselectCycle,Power-Down None L H X L L X X X X L-H High-Z
DeselectCycle,Power-Down None L X L L H L X X X L-H High-Z
DeselectCycle,Power-Down None L H X L H L X X X L-H High-Z
SnoozeMode,Power-Down None X X X H X X X X X X High-Z
ReadCycle,BeginBurst External L L H L L X X X L L-H Q
ReadCycle,BeginBurst External L L H L L X X X H L-H High-Z
WriteCycle,BeginBurst External L L H L H L X L X L-H D
ReadCycle,BeginBurst External L L H L H L X H L L-H Q
ReadCycle,BeginBurst External L L H L H L X H H L-H High-Z
ReadCycle,ContinueBurst Next X X X L H H L H L L-H Q
ReadCycle,ContinueBurst Next X X X L H H L H H L-H High-Z
ReadCycle,ContinueBurst Next H X X L X H L H L L-H Q
ReadCycle,ContinueBurst Next H X X L X H L H H L-H High-Z
WriteCycle,ContinueBurst Next X X X L H H L L X L-H D
WriteCycle,ContinueBurst Next H X X L X H L L X L-H D
ReadCycle,SuspendBurst Current X X X L H H H H L L-H Q
ReadCycle,SuspendBurst Current X X X L H H H H H L-H High-Z
ReadCycle,SuspendBurst Current H X X L X H H H L L-H Q
ReadCycle,SuspendBurst Current H X X L X H H H H L-H High-Z
WriteCycle,SuspendBurst Current X X X L H H H L X L-H D
WriteCycle,SuspendBurst Current H X X L X H H L X L-H D
NOTE:
1. Xmeans“Don’tCare.”HmeanslogicHIGH.LmeanslogicLOW.
2. ForWRITE, L means one or more byte write enable signals (BWa-h) and BWEareLOWorGWisLOW.WRITE = H for all
BWx, BWE, GWHIGH.
3. BWaenablesWRITEstoDQa’sandDQPa.BWbenablesWRITEstoDQb’sandDQPb.BWcenablesWRITEstoDQc’s and
DQPc.BWdenablesWRITEstoDQd’sandDQPd.DQPa-DQPdareavailableonthex36version.
4. AllinputsexceptOEandZZmustmeetsetupandholdtimesaroundtherisingedge(LOWtoHIGH)ofCLK.
5. Waitstatesareinsertedbysuspendingburst.
6. ForaWRITEoperationfollowingaREADoperation,OEmustbeHIGHbeforetheinputdatasetuptimeandheldHIGHduring
the input data hold time.
7. ThisdevicecontainscircuitrythatwillensuretheoutputswillbeinHigh-Zduringpower-up.
8. ADSPLOWalwaysinitiatesaninternalREADattheL-HedgeofCLK.AWRITEisperformedbysettingoneormorebytewrite
enable signals and BWELOWorGWLOWforthesubsequentL-HedgeofCLK.SeeWRITEtimingdiagramforclarication.
Integrated Silicon Solution, Inc. 9
Rev. C
05/27/2010
IS61VPS102436A, IS61LPS102436A, IS61VPS204818A, IS61LPS204818A
PARTIAL TRUTH TABLE
Function GW BWE BWa BWb BWc BWd
Read H H X X X X
Read H L H H H H
WriteByte1 H L L H H H
WriteAllBytes H L L L L L
WriteAllBytes L X X X X X
TRUTH TABLE
(1-8)
(1CEoption)
NEXT CYCLE ADDRESS CE ADSP ADSC ADV
WRITE
OE DQ
Deselected None H X L X X X High-Z
Read,BeginBurst External L L X X X L Q
Read,BeginBurst External L L X X X H High-Z
Write,BeginBurst External L H L X L X D
Read,BeginBurst External L H L X H L Q
Read,BeginBurst External L H L X H H High-Z
Read,ContinueBurst Next X H H L H L Q
Read,ContinueBurst Next X H H L H H High-Z
Read,ContinueBurst Next H X H L H L Q
Read,ContinueBurst Next H X H L H H High-Z
Write,ContinueBurst Next X H H L L X D
Write,ContinueBurst Next H X H L L X D
Read,SuspendBurst Current X H H H H L Q
Read,SuspendBurst Current X H H H H H High-Z
Read,SuspendBurst Current H X H H H L Q
Read,SuspendBurst Current H X H H H H High-Z
Write,SuspendBurst Current X H H H L X D
Write,SuspendBurst Current H X H H L X D
NOTE:
1. Xmeans“Don’tCare.”HmeanslogicHIGH.LmeanslogicLOW.
2. ForWRITE, L means one or more byte write enable signals (BWa-h) and BWEareLOWorGWisLOW.WRITE = H for all
BWx, BWE, GWHIGH.
3. BWaenablesWRITEstoDQa’sandDQPa.BWbenablesWRITEstoDQb’sandDQPb.BWcenablesWRITEstoDQc’s and
DQPc.BWdenablesWRITEstoDQd’sandDQPd.DQPa-DQPdareavailableonthex36version.
4. AllinputsexceptOEandZZmustmeetsetupandholdtimesaroundtherisingedge(LOWtoHIGH)ofCLK.
5. Waitstatesareinsertedbysuspendingburst.
6. ForaWRITEoperationfollowingaREADoperation,OEmustbeHIGHbeforetheinputdatasetuptimeandheldHIGHduring
the input data hold time.
7. ThisdevicecontainscircuitrythatwillensuretheoutputswillbeinHigh-Zduringpower-up.
8. ADSPLOWalwaysinitiatesaninternalREADattheL-HedgeofCLK.AWRITEisperformedbysettingoneormorebytewrite
enable signals and BWELOWorGWLOWforthesubsequentL-HedgeofCLK.SeeWRITEtimingdiagramforclarication.
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21

IS61LPS102436A-166TQLI

Mfr. #:
Buy IS61LPS102436A-166TQLI
Manufacturer:
ISSI
Description:
SRAM 36M (1Mx36) 166MHz Sync SRAM 3.3v
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet