12
ICS9LPRS464
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUss
IDT
TM
/ICS
TM
System Clock Chip for ATI RS/RD600 series chipsets using AMD CPUs
1377A—04/07/08
Table 4: CPU Divider Ratios
B19b(7:4)
Bit
00 01 10 11
MSB
00 0000 2 0100 4 1000 8 1100 16
01 0001 3 0101 6 1001 12 1101 24
10 0010 5 0110 10 1010 20 1110 40
11 0011 15 0111 30 1011 60 1111 120
LSB
Address Div Address Address Div Address Div
Table 5: HTT Divider Ratios
B20b(3:0)
Bit
00 01 10 11
MSB
00 0000 4 0100 8 1000 16 1100 32
01 0001 3 0101 6 1001 12 1101 24
10 0010 5 0110 10 1010 20 1110 40
11 0011 15 0111 30 1011 60 1111 120
LSB
Address Div Address Address Div Address Div
Table 6: ATIG Divider Ratios
B19b(3:0)
Bit
00 01 10 11
MSB
00 0000 2 0100 4 1000 8 1100 16
01 0001 3 0101 6 1001 12 1101 24
10 0010 5 0110 10 1010 20 1110 40
11 0011 7 0111 14 1011 28 1111 56
LSB
Address Div Address Address Div Address Div
Divider (1:0)
Divider (3:2)
Divider (3:2)
Divider (1:0)
Divider (3:2)
Divider (1:0)
CPU Clock
Common Recommendations for Differential Routing Dimension or Value Unit Figure
0.5 max inch 1
L1 length, Route as coupled 93 ohm trace.
L2 length, Route as coupled 93 ohm trace.
Contact AMD
inch 1
L2
L2
L1
L1
3900pF
+/-10%
Figure 1 CPU clock routing.
Low Power Output Buffer
w/integrated series resistor
AMD "Greyhound"
CPU input
3900pF
+/-10%
93
Ω
+/-10% DIFF
93
Ω
+/-10% DIFF
169
Ω
+/-10%