Pin description and connection diagram L6494
4/18 DocID030317 Rev 2
2 Pin description and connection diagram
Figure 2. Pin connection SO-14 (top view)
Table 1. Pin description
Pin no. Pin name Type Function
1INI
Output drivers logic input (is in phase with HVG and in opposition of
phase with LVG)
2SD
- Shutdown logic input (active-low)
4 DT I Deadtime setting
6LVG
(1)
1. The circuit guarantees less than 1 V on the LVG and HVG pins (at I
sink
= 10 mA), with V
CC
> 3 V. This
allows omitting the “bleeder” resistor connected between the gate and the source of the external MOSFET
normally used to hold the pin low.
O Low-side driver output
7 VCC P Low-side section supply voltage
11 OUT P High-side (floating) section common voltage
12 HVG
(1)
O High-side driver output
13 BOOT P High-side (bootstrapped) section supply voltage
3 SGND P Signal ground
5 PGND P Power ground
8, 9, 10, 14 NC - Not connected
".
7$$
%5
/$
/$
/$
/$
*/
4%
065
)7(
#0
0
5
1(/%
-7(
4(/%