RMLV0816BGSB - 4S2
R10DS0231EJ0200 Rev.2.00 Page 5 of
12
2015.06.26
Capacitance
(Ta =25°C, f =1MHz)
Parameter Symbol Min. Typ. Max. Unit Test conditions Note
Input capacitance C in ─ ─ 8 pF Vin =0V 7
Input / output capacitance C
I/O
─ ─ 10 pF V
I/O
=0V 7
Note 7. This parameter is sampled and not 100% tested.
AC Characteristics
Test Conditions (Vcc = 2.4V ~ 3.6V, Ta = -40 ~ +85°C)
Input pulse levels:
V
IL
= 0.4V, V
IH
= 2.4V (Vcc=2.7V to 3.6V)
V
IL
= 0.4V, V
IH
= 2.2V (Vcc=2.4V to 2.7V)
Input rise and fall time: 5ns
Input and output timing reference level: 1.4V
Output load: See figures (Including scope and jig)
Read Cycle
Parameter Symbol
Vcc=2.7V to 3.6V Vcc=2.4V to 2.7V
Unit Note
Min. Max. Min. Max.
Read cycle time t
RC
45 ─ 55 ─ ns
Address access time t
AA
─ 45 ─ 55 ns
Chip select access time t
ACS
─ 45 ─ 55 ns
Output enable to output valid t
OE
─ 22 ─ 30 ns
Output hold from address change t
OH
10 ─ 10 ─ ns
LB#, UB# access time t
BA
─ 45 ─ 55 ns
Chip select to output in low-Z t
CLZ
10 ─ 10 ─ ns 8,9
LB#, UB# enable to low-Z t
BLZ
5 ─ 5 ─ ns 8,9
Output enable to output in low-Z t
OLZ
5 ─ 5 ─ ns 8,9
Chip deselect to output in high-Z t
CHZ
0 18 0 20 ns 8,9,10
LB#, UB# disable to high-Z t
BHZ
0 18 0 20 ns 8,9,10
Output disable to output in high-Z t
OHZ
0 18 0 20 ns 8,9,10
Note 8. This parameter is sampled and not 100% tested.
9. At any given temperature and voltage condition, t
CHZ
max is less than t
CLZ
min, t
BHZ
max is less than t
BLZ
min,
and t
OHZ
max is less than t
OLZ
min, for any device.
10. t
CHZ
, t
BHZ
and t
OHZ
are defined as the time when the DQ pins enter a high-impedance state and are not
referred to the DQ levels.
DQ
1.4V
R
L
= 500 ohm
C
L
= 30 pF