LT3844
10
3844fc
For more information www.linear.com/LT3844
operaTion
(Refer to Functional Diagram)
To eliminate the possibility of shoot through between the
MOSFET and the internal SW pull-down switch, an adap-
tive nonoverlap circuit ensures that the internal pull-down
switch does not turn on until the gate of the MOSFET
is
below its turn on threshold.
Low Current Operation (Burst Mode Operation)
T
o increase low current load efficiency, the LT3844 is
capable of operating in Linear Technologys proprietary
Burst Mode operation where the external MOSFET operates
intermittently based on load current demand. The Burst
Mode function is disabled by connecting the BURST_EN pin
to V
CC
or V
FB
and enabled by connecting the pin to SGND.
When the required switch current, sensed via the V
C
pin
voltage, is below 15% of maximum, Burst Mode operation
is employed and that level of sense current is latched onto
the IC control path. If the output load requires less than
this latched current level, the converter will overdrive the
output slightly during each switch cycle. This overdrive
condition is sensed internally and forces the voltage on the
V
C
pin to continue to drop. When the voltage on V
C
drops
150mV below the 15% load level, switching is disabled,
and the LT3844 shuts down most of its internal circuitry,
reducing total quiescent current to 120µA. When the
converter output begins to fall, the V
C
pin voltage begins
to climb. When the voltage on the V
C
pin climbs back to
the 15% load level, the IC returns to normal operation
and switching resumes. An internal clamp on the V
C
pin
is set at 100mV below the output disable threshold, which
limits the negative excursion of the pin voltage, minimizing
the converter output ripple during Burst Mode operation.
During Burst Mode operation, the V
IN
pin current is 20µA
and the V
CC
current is reduced to 100µA. If no external
drive is provided for V
CC
, all V
CC
bias currents originate
from the V
IN
pin, giving a total V
IN
current of 120µA. Burst
current can be reduced further when V
CC
is driven using
an output derived source, as the V
CC
component of V
IN
current is then reduced by the converter duty cycle ratio.
Start-Up
The following section describes the start-up of the supply
and operation down to 4V once the step-down supply is
up and running. For the protection of the LT3844 and the
switching supply, there are internal undervoltage lockout
(UVLO) circuits with hysteresis on V
IN
, V
CC
and V
BOOST
,
as shown in the Electrical Characteristics table. Start-up
and continuous operation require that all three of these
undervoltage lockout conditions be satisfied because the
TG MOSFET driver is disabled during any UVLO fault con
-
dition. In start-up, for most applications, V
CC
is powered
from V
IN
through the high voltage linear regulator of the
LT3844. This requires V
IN
to be high enough to drive the
V
CC
voltage above its undervoltage lockout threshold.
V
CC
, in turn, has to be high enough to charge the BOOST
capacitor through an external diode so that the BOOST
voltage is above its undervoltage lockout threshold. There
is an NPN switch that pulls the SW node to ground each
cycle during the TG power MOSFET off-time, ensuring the
BOOST capacitor is kept fully charged. Once the supply
is up and running, the output voltage of the supply can
backdrive V
CC
through an external diode. Internal circuitry
disables the high voltage regulator to conserve V
IN
supply
current. Output voltages that are too low or too high to
backdrive V
CC
require additional circuitry such as a voltage
doubler or linear regulator. Once V
CC
is backdriven from
a supply other than V
IN
, V
IN
can be reduced to 4V with
normal operation maintained.
Soft-Start
The soft-start function controls the slew rate of the power
supply output voltage during start-up. A controlled output
voltage ramp minimizes output voltage overshoot, reduces
inrush current from the V
IN
supply, and facilitates supply
sequencing. A capacitor, C
SS
, connected from the C
SS
pin
to SGND, programs the slew rate. The capacitor is charged
from an internal 2µA current source producing a ramped
voltage. The capacitor voltage overrides the internal refer
-
ence to the error amplifier. If the V
FB
pin voltage exceeds
LT3844
11
3844fc
For more information www.linear.com/LT3844
operaTion
(Refer to Functional Diagram)
the C
SS
pin voltage then the current threshold set by the
DC control voltage, V
C
, is decreased and the inductor cur-
rent is lowered. This in turn decreases the output voltage
slew rate allowing the C
SS
pin voltage ramp to catch up
to the V
FB
pin voltage. An internal 100mV offset is added
to the V
FB
pin voltage relative to the to C
SS
pin voltage
so that at start-up the soft-start circuit will discharge the
V
C
pin voltage below the DC control voltage equivalent to
zero inductor current. This will reduce the input supply
inrush current. The soft-start circuit is disabled once the
C
SS
pin voltage has been charged to 200mV above the
internal reference of 1.231V.
During a V
IN
UVLO, V
CC
UVLO or SHDN UVLO event, the
C
SS
pin voltage is discharged with a 50µA current source.
In normal operation the C
SS
pin voltage is clamped to a
diode above the V
FB
pin voltage. Therefore, the value of
the C
SS
capacitor is relevant in how long of a fault event
will retrigger a soft-start. In other words, if any of the
above UVLO conditions occur, the C
SS
pin voltage will be
discharged with a 50µA current source. There is a diode
worth of voltage headroom to ride through the fault before
the C
SS
pin voltage enters its active region and the soft-
start function is enabled.
Also, since the C
SS
pin voltage is clamped to a diode above
the V
FB
pin voltage, during a short circuit the C
SS
pin volt-
age is pulled low because the V
FB
pin voltage is low. Once
the short has been removed the V
FB
pin voltage starts to
recover. The soft-start circuit takes control of the output
voltage slew rate once the V
FB
pin voltage has exceeded
the slowly ramping C
SS
pin voltage, reducing the output
voltage overshoot during a short-circuit recovery.
Slope/Antislope Compensation
The IC incorporates slope compensation to eliminate
potential subharmonic oscillations in the current control
loop. The ICs slope compensation circuit imposes an
artificial ramp on the sensed current to increase the rising
slope as duty cycle increases.
Typically, this additional ramp affects the sensed current
value, thereby reducing the achievable current limit value
by the same amount as the added ramp represents. As
such, the current limit is typically reduced as the duty cycle
increases. The LT3844, however, contains antislope com
-
pensation circuitry to eliminate the current limit reduction
associated with slope compensation. As the slope com-
pensation ramp is added to the sensed current, a similar
ramp is added to the current limit threshold. The end result
is that the current limit is not compromised so the
LT3844
can provide full power regardless of required duty cycle.
Shutdown
The
LT3844 includes a shutdown mode where all the
internal IC functions are disabled and the V
IN
current
is reduced to less than 10µA. The shutdown pin can be
used for undervoltage lockout with hysteresis, micro
-
power shutdown or as a general purpose on/off control
of the converter output. The shutdown function has two
thresholds. The first threshold, a precision 1.23V threshold
with 120mV of hysteresis, disables the converter from
switching. The second threshold, approximately a 0.7V
referenced to SGND, completely disables all internal cir
-
cuitry and reduces the V
IN
current to less than 10µA. See
the Application Information section for more information.
applicaTions inForMaTion
The basic LT3844 step-down (buck) application, shown
in the Typical Application on the front page, converts a
larger positive input voltage to a lower positive or negative
output voltage. This Application Information section assists
selection of external components for the requirements of
the power supply.
R
SENSE
Selection
The current sense resistor, RS
ENSE
, monitors the induc-
tor current of the supply (See Typical Application on
front page).
Its value is chosen based on the maximum
required output load current. The LT3844 current sense
amplifier has a maximum voltage threshold of, typically,
LT3844
12
3844fc
For more information www.linear.com/LT3844
applicaTions inForMaTion
100mV. Therefore, the peak inductor current is 100mV/
R
SENSE
. The maximum output load current, I
OUT(MAX)
, is
the peak inductor current minus half the peak-to-peak
ripple current, I
L
.
Allowing adequate margin for ripple current and exter-
nal component tolerances, R
SENSE
can be calculated as
follows:
R
SENSE
=
70mV
I
OUT(MAX)
Typical values for R
SENSE
are in the range of 0.005Ω to
0.05Ω.
Operating Frequency
The choice of operating frequency and inductor value is
a trade off between efficiency and component size. Low
frequency operation improves efficiency by reducing MOS
-
FET switching losses and gate charge losses. However,
lower frequency operation requires more inductance for a
given amount of ripple current, resulting in a larger induc
-
tor size and higher cost. If the ripple current is allowed
to increase, larger output capacitors may be required to
maintain the same output ripple. For converters with high
step-down V
IN
-to-V
OUT
ratios, another consideration is
the minimum on-time of the LT3844 (see the Minimum
On-time Considerations section). A final consideration
for operating frequency is that in noise-sensitive com
-
munications systems, it is often desirable to keep the
switching noise out of a sensitive frequency band. The
LT3844 uses a constant frequency architecture that can
be programmed over a 100kHz to 500kHz range with a
single resistor from the f
SET
pin to ground, as shown in
Figure 1. The nominal voltage on the f
SET
pin is 1V and
the current that flows from this pin is used to charge an
internal oscillator capacitor. The value of R
SET
for a given
operating frequency can be chosen from Figure 4 or from
the following equation:
R
SET
(kΩ) = 8.4 10
4
f
SW
(
1.31)
Table 1 lists typical resistor values for common operating
frequencies:
Table 1. Recommended 1% Standard Values
R
SET
f
SW
191kΩ 100kHz
118kΩ 150kHz
80.6kΩ 200kHz
63.4kΩ 250kHz
49.9kΩ 300kHz
40.2kΩ 350kHz
33.2kΩ 400kHz
27.4kΩ 450kHz
23.2kΩ 500kHz
Step-Down Converter: Inductor Selection
The critical parameters for selection of an inductor are
minimum inductance value, volt-second product, satura
-
tion current and/or RMS current.
For a given I, The minimum inductance value is calcu-
lated as follows:
L V
OUT
V
IN(MAX)
V
OUT
f
SW
V
IN(MAX)
I
L
f
SW
is the switch frequency.
FREQUENCY (kHz)
0
20
R
SET
(kΩ)
40
80
100
120
400
200
3844 G19
60
200
100
500
300 600
140
160
180
Figure 1. Timing Resistor (R
SET
) Value

LT3844IFE#PBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Voltage Regulators 60V DC/DC Controller w/ PLL
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union