ICS8714004DKI REVISION A MARCH 24, 2014 10 ©2014 Integrated Device Technology, Inc.
ICS8714004I Data Sheet FemtoCLock
®
Zero Delay Buffer/Clock Generator for PCI Express™ and Ethernet
Typical Phase Noise at 125MHz
Noise Power dBc
Hz
Offset Frequency (Hz)
ICS8714004DKI REVISION A MARCH 24, 2014 11 ©2014 Integrated Device Technology, Inc.
ICS8714004I Data Sheet FemtoCLock
®
Zero Delay Buffer/Clock Generator for PCI Express™ and Ethernet
Typical Phase Noise at 100MHz
Noise Power dBc
Hz
Offset Frequency (Hz)
ICS8714004DKI REVISION A MARCH 24, 2014 12 ©2014 Integrated Device Technology, Inc.
ICS8714004I Data Sheet FemtoCLock
®
Zero Delay Buffer/Clock Generator for PCI Express™ and Ethernet
Parameter Measurement Information
3.3V HCSL Output Load Test Circuit
3.3V M-LVDS Output Load Test Circuit
Output Skew
3.3V HCSL Output Load Test Circuit
Differential Input Level
Cycle-to-Cycle Jitter
Measurement
Point
Measurement
Point
GND
2pF
2pF
0V
IREF
0V
V
DDA
V
DD
3.3V±5%
This load condition is used for V
MAX
, V
MIN,
V
RB,
t
STABLE,
V
CROSS,
'V
CROSS
and Rise/Fall Edge Rate measurements.
3.3V±5%
SCOPE
Qx
nQx
3.3V±5%
POWER SUPPLY
+–
Float GND
V
DDA
V
DD
nQx
Qx
nQy
Qy
This load condition is used for I
DD,
tjit(cc), tjit(Ø) and tsk(o)
measurements.
3.3V±5%
V
DDA
V
DD
3.3V±5%
V
CMR
Cross Points
V
PP
V
DD
GND
nCLK
CLK
Q0:Q3,
FBOUT
nQ0:Q3,
nFBOUT
tcycle n tcycle n+1
tjit(cc) =
|
tcycle n – tcycle n+1
|
1000 Cycles

8714004DKILFT

Mfr. #:
Manufacturer:
IDT
Description:
Clock Buffer FemtoClock Zero Delay Buffer PCIe
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet