932S890C
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
IDT®
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS 4
932S890C REV D 052011
Block Diagram
CPU PLL
SS capable
SRC PLL
SS capable
1GHz
SATA PLL
1GHz
USB48/SIO PLL
CPU(3:0)
HTT100(1:0)
SRC(13:0)
SATA
48M(1:0)
SIO(1:0)
DIFFERENTIAL
SINGLE-ENDED
REF(1:0)
14.3M
XTAL OSC
LOGIC
RESTORE#
SIO_SEL
X1
X2
932S890 Power Hookup
VDD GND
1 4 SATA PLL and out put
9 10 CPU PLL and outputs
19 18 HTT outputs
26 29 XTAL Osc and REF outputs
33 30 48MHz PLL and Outputs
33 36 SIO Outputs
41, 50, 59,
68
42, 49, 60 ,
67
SRC PLL and Outputs
Pin Numbe
r
Description
Table 2: IO_Vout select table
B5b2 B5b1 B5b0 IO_Vout
000
0.3V
001
0.4V
010
0.5V
011
0.6V
100
0.7V
101
0.8V
110
0.9V
111
1.0V
932S890C
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
IDT®
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS 5
932S890C REV D 052011
Line
CPU FS4
Byte 3,
bit 4
(Spread
Enabl e)
CPU FS3
Byte 3,
bit 3
(DN/CTR
Spread)
CPU FS2
Byte3,
bit2
CPU FS1
Byte3,
bit1
CPU FS0
Byte3,
bit0
CPU
Speed
(MHz)
HTT
Spee d
(MHz)
Spread
%
0
00000184.4792.24
1
00001188.2494.12
2
00010192.0896.04
3
00011196.0098.00
40 0 1 0 0
200.00 100.00
5
00101204.00102.00
6
00110208.08104.04
7
00111212.24106.12
8
01000184.4792.24
9
01001188.2494.12
10
01010192.0896.04
11
01011196.0098.00
12
01100200.00100.00
13
01101204.00102.00
14
01110208.08104.04
15
01111212.24106.12
16
10000184.4792.24
17
10001188.2494.12
18
10010192.0896.04
19
10011196.0098.00
20
10100200.00100.00
21
10101204.00102.00
22
10110208.08104.04
23
10111212.24106.12
24
11000184.4792.24
25
11001
188.24 94.12
26
11010
192.08 96.04
27
11011
196.00 98.00
28
11100
200.00 100.00
29
11101
204.00 102.00
30
11110208.08104.04
31
11111212.24106.12
CPU Frequency Selection Table
DOWN
SPREAD'-
0.5%
CENTER
SPREAD
'+/-0.25%
SS OFF
0%
SS OFF
0%
932S890C
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
IDT®
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS 6
932S890C REV D 052011
SRC Frequency Selection Table
Line
SRC FS4
Byte 4,
bit 4
(Spread
Enable)
SRC FS3
Byte 4,
bi t 3
(D WN/CTR
Spread)
SRC FS2
Byte 4,
bit2
SRC FS1
Byte 4,
bi t1
SRC FS0
Byte 4,
bit0
SRC
(MHz)
Sprd
%
0
0 0 0 0 0 92.24
1
0 0 0 0 1 94.12
2
0 0 0 1 0 96.04
3
0 0 0 1 1 98.00
40 0 1 0 0
100.00
5
0 0 1 0 1 102.00
6
0 0 1 1 0 104.04
7
0 0 1 1 1 106.12
8
0 1 0 0 0 92.24
9
0 1 0 0 1 94.12
10
0 1 0 1 0 96.04
11
0 1 0 1 1 98.00
12
0 1 1 0 0 100.00
13
0 1 1 0 1 102.00
14
0 1 1 1 0 104.04
15
0 1 1 1 1 106.12
16
1 0 0 0 0 92.24
17
1 0 0 0 1 94.12
18
1 0 0 1 0 96.04
19
1 0 0 1 1 98.00
20
1 0 1 0 0 100.00
21
1 0 1 0 1 102.00
22
1 0 1 1 0 104.04
23
1 0 1 1 1 106.12
24
1 1 0 0 0 92.24
25
11001
94.12
26
11010
96.04
27
11011
98.00
28
11100
100.00
29
11101
102.00
30
1 1 1 1 0 104.04
31
1 1 1 1 1 106.12
CENTER
SPREAD
'+/-0.25%
SS OFF
0%
SS OFF
0%
DOWN
SPREAD'
-
0.5%

932S890CKLF

Mfr. #:
Manufacturer:
IDT
Description:
Clock Synthesizer / Jitter Cleaner SERVER MAIN CLOCK
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet