25
6042DS–ATARM–14-Dec-06
AT91SAM7A3
26
6042DS–ATARM–14-Dec-06
AT91SAM7A3
10. Peripherals
10.1 Peripheral Mapping
Each User Peripheral is allocated 16K bytes of address space.
Figure 10-1. User Peripherals Mapping
16K Bytes
Peripheral Name
PeripheralAddress
Size
16K Bytes
16K Bytes
16K Bytes
0xFFFA 0000
0xFFFA 3FFF
TC0, TC1, TC2 Timer/Counter 0, 1 and 2
16K Bytes
16K Bytes
16K Bytes
16K Bytes
Reserved
Reserved
0xFFFA 4000
0xFFFA 7FFF
TC3, TC4, TC5 Timer/Counter 3, 4 and 5
0xF000 0000
TWI Two-Wire Interface
0xFFFB 8000
USART0 Universal Synchronous Asynchronous
Receiver Transmitter 0
0xFFFC 0000
0xFFFC 3FFF
USART1 Universal Synchronous Asynchronous
Receiver Transmitter 1
0xFFFC 4000
0xFFFC 7FFF
SSC0 Serial Synchronous Controller 0
0xFFFD 0000
0xFFFD 3FFF
SSC1 Serial Synchronous Controller 1
0xFFFD 4000
0xFFFD 7FFF
0xFFFD FFFF
SPI0 Serial Peripheral Interface 0
0xFFFE 0000
0xFFFE 3FFF
Reserved
0xFFFE FFFF
0xFFFE 8000
0xFFFB 4000
0xFFFB 7FFF
16K Bytes
0xFFFA 8000
0xFFFA BFFF
TC6, TC7, TC8 Timer/Counter 6, 7 and 8
16K Bytes
0xFFF8 0000
0xFFF8 3FFF
CAN0 CAN Controller 0 16K Bytes
0xFFF8 4000
0xFFF8 7FFF
CAN1 CAN Controller 1
Reserved
0xFFF8 8000
0xFFF9 FFFF
16K Bytes
0xFFFC FFFF
16K Bytes
SPI1 Serial Peripheral Interface 1
0xFFFE 4000
0xFFFE 7FFF
0xFFF7 FFFF
0xFFFD 8000
0xFFFD BFFF
ADC0 Analog-to-Digital Converter 0
16K Bytes
USART2 Universal Synchronous Asynchronous
Receiver Transmitter 1
0xFFFC 8000
0xFFFC BFFF
0xFFFC C000
0xFFFB FFFF
Reserved
0xFFFB C000
0xFFFB BFFF
0xFFFD C000
ADC1 Analog-to-Digital Converter 1
16K Bytes
PWMC
16K Bytes
0xFFFA C000
0xFFFA FFFF
MCI Multimedia Card Interface
0xFFFB 0000
0xFFFB 3FFF
UDP USB Device Port
16K Bytes
16K Bytes
PWM Controller
27
6042DS–ATARM–14-Dec-06
AT91SAM7A3
10.2 Peripheral Multiplexing on PIO Lines
The AT91SAM7A3 features two PIO controllers, PIOA and PIOB, which multiplex the I/O lines of
the peripheral set.
PIO Controllers A and B control respectively 32 and 30 lines. Each line can be assigned to one
of two peripheral functions, A or B. Some of them can also be multiplexed with Analog Input of
both ADC Controllers.
Table 10-1 on page 28 and Table 10-2 on page 29 define how the I/O lines of the peripherals A,
B or Analog Input are multiplexed on the PIO Controllers A and B. The two columns “Function”
and “Comments” have been inserted for the user’s own comments; they may be used to track
how pins are defined in an application.
Note that some peripheral functions that are output only may be duplicated within both tables.
At reset, all I/O lines are automatically configured as input with the programmable pull-up
enabled, so that the device is maintained in a static state as soon as a reset occurs.

AT91SAM7A3-AU

Mfr. #:
Manufacturer:
Description:
IC MCU 32BIT 256KB FLASH 100LQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet