31
6042DS–ATARM–14-Dec-06
AT91SAM7A3
11.1 Serial Peripheral Interface
Supports communication with external serial devices
Four chip selects with external decoder allow communication with up to 15
peripherals
Serial memories, such as DataFlash
®
and 3-wire EEPROMs
Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and
Sensors
External co-processors
Master or slave serial peripheral bus interface
8- to 16-bit programmable data length per chip select
Programmable phase and polarity per chip select
Programmable transfer delays per chip select between consecutive transfers and
between clock and data
Programmable delay between consecutive transfers
Selectable mode fault detection
Maximum frequency at up to Master Clock
11.2 Two-wire Interface
Master Mode only
Compatibility with standard two-wire serial memories
One, two or three bytes for slave address
Sequential read/write operations
11.3 USART
Programmable Baud Rate Generator
5- to 9-bit full-duplex synchronous or asynchronous serial communications
1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode
Parity generation and error detection
Framing error detection, overrun error detection
MSB- or LSB-first
Optional break generation and detection
By 8 or by 16 over-sampling receiver frequency
Hardware handshaking RTS-CTS
Receiver time-out and transmitter timeguard
Optional Multi-drop Mode with address generation and detection
RS485 with driver control signal
ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
NACK handling, error counter with repetition and iteration limit
IrDA modulation and demodulation
Communication at up to 115.2 Kbps
Test Modes
32
6042DS–ATARM–14-Dec-06
AT91SAM7A3
Remote Loopback, Local Loopback, Automatic Echo
11.4 Serial Synchronous Controller
Provides serial synchronous communication links used in audio and telecom applications
Contains an independent receiver and transmitter and a common clock divider
Offers a configurable frame sync and data length
Receiver and transmitter can be programmed to start automatically or on detection of
different event on the frame sync signal
Receiver and transmitter include a data signal, a clock signal and a frame synchronization
signal
11.5 Timer Counter
Three 16-bit Timer Counter Channels
Wide range of functions including:
Frequency Measurement
Event Counting
Interval Measurement
Pulse Generation
–Delay Timing
Pulse Width Modulation
Up/down Capabilities
Each channel is user-configurable and contains:
Three external clock inputs
Five internal clock inputs as defined in Table 11-2.
Two multi-purpose input/output signals
Two global registers that act on all three TC Channels
11.6 PWM Controller
Eight channels, one 20-bit counter per channel
Common clock generator, providing thirteen different clocks
A Modulo n counter providing eleven clocks
Two independent linear dividers working on modulo n counter outputs
Independent channel programming
Table 11-2. Timer Counter Clock Assignment
TC Clock input Clock
TIMER_CLOCK1 MCK/2
TIMER_CLOCK2 MCK/8
TIMER_CLOCK3 MCK/32
TIMER_CLOCK4 MCK/128
TIMER_CLOCK5 MCK/1024
33
6042DS–ATARM–14-Dec-06
AT91SAM7A3
Independent enable/disable commands
Independent clock selection
Independent period and duty cycle, with double buffering
Programmable selection of the output waveform polarity
Programmable center or left aligned output waveform
11.7 USB Device Port
USB V2.0 full-speed compliant,12 Mbits per second.
Embedded USB V2.0 full-speed transceiver
Six endpoints
Endpoint 0: 8 bytes
Endpoint 1 and 2: 64 bytes ping-pong
Endpoint 3: 64 bytes
Endpoint 4 and 5: 512 bytes ping-pong
Embedded 2,376-byte dual-port RAM for endpoints
Ping-pong Mode (two memory banks) for bulk endpoints
Suspend/resume logic
11.8 Multimedia Card Interface
Compatibility with MultiMedia card specification version 2.2
Compatibility with SD Memory card specification version 1.0
Cards clock rate up to Master Clock divided by 2
Embeds power management to slow down clock rate when not used
Supports up to sixteen slots (through multiplexing)
One slot for one MultiMedia card bus (up to 30 cards) or one SD memory card
Supports stream, block and multi-block data read and write
Supports connection to Peripheral Data Controller
Minimizes processor intervention for large buffer transfers
11.9 CAN Controller
Fully compliant with CAN 2.0B active controllers
Bit rates up to 1Mbit/s
16 object-oriented mailboxes, each with the following properties:
CAN specification 2.0 Part A or 2.0 Part B programmable for each message
Object-configurable as receive (with overwrite or not) or transmit
Local tag and mask filters up to 29-bit identifier/channel
32-bit access to data registers for each mailbox data object
Uses a 16-bit time stamp on receive and transmit messages
Hardware concatenation of ID unmasked bit fields to speed up family ID processing
16-bit internal timer for Time Stamping and Network synchronization
Programmable reception buffer length up to 16 mailbox object

AT91SAM7A3-AU

Mfr. #:
Manufacturer:
Description:
IC MCU 32BIT 256KB FLASH 100LQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet