ADP5587 Data Sheet
Rev. D | Page 18 of 24
Table 21. KP_LCK_TMRRegister 0x0E (Keypad Unlock 1 Timer to Keypad Unlock 2 Timer)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
KP_LCK_TMR Keypad Unlock 1 timer to Keypad Unlock 2
timer[2:0] (0: disabled, 1 sec to 7 sec)
Keypad Lock Interrupt Mask Timer[7:3]
(0: disabled, 0 sec to 31 sec)
1,
2
KIMT7 KIMT6 KIMT5 KIMT4 KIMT3 KLLT2 KLLT1 KLLT0
1
When the keypad lock interrupt mask timer is enabled, the user must press two specific keys before a keylock interrupt is generated or keypad events are recorded.
After the keypad is locked, the first time that the user presses any key, a key event interrupt is generated. No additional interrupt is generated unless both unlock key
sequences are correct; then a keylock interrupt is generated. When the interrupt mask timer is disabled (0), an interrupt is generated only when the correct full unlock
sequence is completed.
2
The Unlock 1 timer and Unlock 2 timer keys can be either a key sequence or GPIEM_CFG sequence. The unlock timer keys can be programmed with any value of the
keys in the keypad matrix or any GPI values that are part of the key event table. The keylock enable bit (Bit 6, Register 0x03) must be set to lock the keypad.
Table 22. UNLOCK1—Register 0x0F (Unlock Key 1)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
UNLOCK1 Unlock Key 1[6:0] (contains key number
for Unlock Key 1; 0: disabled)
N/A ULK6 ULK5 ULK4 ULK3 ULK2 ULK1 ULK0
Table 23. UNLOCK2Register 0x10 (Unlock Key 2)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
UNLOCK2 Unlock Key 2[6:0] (contains key number
for Unlock Key 2; 0: disabled)
N/A ULK6 ULK5 ULK4 ULK3 ULK2 ULK1 ULK0
Table 24. GPIO_INT_STATx—Register 0x11 to Register 0x13 (GPIO Interrupt Status)
Register Name
Register Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
GPIO_INT_STAT1
(Register 0x11)
GPIO interrupt status (used to check
GPIO interrupt status, cleared on read)
R7IS R6IS R5IS R4IS R3IS R2IS R1IS R0IS
GPIO_INT_STAT2
(Register 0x12)
GPIO interrupt status (used to check
GPIO interrupt status, cleared on read)
C7IS C6IS C5IS C4IS C3IS C2IS C1IS C0IS
GPIO_INT_STAT3
(Register 0x13)
GPIO interrupt status (used to check
GPIO interrupt status, cleared on read)
N/A N/A N/A N/A N/A N/A C9IS C8IS
Table 25. GPIO_DAT_STATx—Register 0x14 to Register 0x16 (GPIO Data Status)
Register Name
Register Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
GPIO_DAT_STAT1
(Register 0x14)
GPIO data status (shows GPIO state
when read for inputs)
R7DS R6DS R5DS R4DS R3DS R2DS R1DS R0DS
GPIO_DAT_STAT2
(Register 0x15)
GPIO data status (shows GPIO state
when read for inputs)
C7DS C6DS C5DS C4DS C3DS C2DS C1DS C0DS
GPIO_DAT_STAT3
(Register 0x16)
GPIO data status (shows GPIO state
when read for inputs)
N/A N/A N/A N/A N/A N/A C9DS C8DS
Table 26. GPIO_DAT_OUTx—Register 0x17 to Register 0x19 (GPIO Data Out)
Register Name
Register Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
GPIO_DAT_OUT1
(Register 0x17)
GPIO data out (GPIO data to be written
to GPIO out driver, inputs are not
affected). This is needed so that the
value can be written prior to being set
as an output.
R7DO R6DO R5DO R4DO R3DO R2DO R1DO R0DO
GPIO_DAT_OUT2
(Register 0x18)
GPIO data out (GPIO data to be written
to GPIO out driver, inputs are not
affected). This is needed so that the
value can be written prior to being set
as an output.
C7DO C6DO C5DO C4DO C3DO C2DO C1DO C0DO
GPIO_DAT_OUT3
(Register 0x19)
GPIO data out (GPIO data to be written
to GPIO out driver, inputs are not
affected). This is needed so that the
value can be written prior to being set
as an output.
N/A N/A N/A N/A N/A N/A C9DO C8DO
Data Sheet ADP5587
Rev. D | Page 19 of 24
Table 27. GPIO_INT_ENx—Register 0x1A to Register 0x1C (GPIO Interrupt Enable)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
GPIO_INT_EN1
(Register 0x1A)
GPIO interrupt enable (enables interrupts for
GP inputs only)
R7IE R6IE R5IE R4IE R3IE R2IE R1IE R0IE
GPIO_INT_EN2
(Register 0x1B)
GPIO interrupt enable (enables interrupts for
GP inputs only)
C7IE C6IE C5IE C4IE C3IE C2IE C1IE C0IE
GPIO_INT_EN3
(Register 0x1C)
GPIO interrupt enable (enables interrupts for
GP inputs only)
N/A N/A N/A N/A N/A N/A C9IE C8IE
Table 28. KP_GPIOx—Register 0x1D to Register 0x1F (Keypad or GPIO Selection)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
KP_GPIO1
(Register 0x1D)
Keypad or GPIO selection
0: GPIO
1: KP matrix
R7 R6 R5 R4 R3 R2 R1 R0
KP_GPIO2
(Register 0x1E)
Keypad or GPIO selection
0: GPIO
1: KP matrix
C7 C6 C5 C4 C3 C2 C1 C0
KP_GPIO3
(Register 0x1F)
Keypad or GPIO selection
0: GPIO
1: KP matrix
N/A N/A N/A N/A N/A N/A C9 C8
Table 29. GPI_EM_REGx—Register 0x20 to Register 0x22 (GPI Event Mode 1 to GPI Event Mode 3)
Register Name Register Description Bit 7 Bit 6 Bit Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
GPI_EM_REG1
(Register 0x20)
GPI Event Mode Register 1
0: GPI not part of event FIFO
1: GPI part of event FIFO (R0 to R7)
R7_EM
R6_EM
R5_EM
R4_EM
R3_EM
R2_EM
R1_EM
R0_EM
GPI_EM_REG2
(Register 0x21)
GPI Event Mode Register 2
0: GPI not part of event FIFO
1: GPI part of event FIFO (C0 to C7)
C7_EM
C6_EM
C5_EM
C4_EM
C3_EM
C2_EM
C1_EM
C0_EM
GPI_EM_REG3
(Register 0x22)
GPI Event Mode Register 3
0: GPI not part of event FIFO
1: GPI part of event FIFO (C8 to C9)
NA
NA
NA
NA
NA
NA
C9_EM
C8_EM
Table 30. GPIO_DIRx—Register 0x23 to Register 0x25 (GPIO Data Direction)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
GPIO_DIR1
(Register 0x23)
GPIO data direction
0: input
1: output
R7D R6D R5D R4D R3D R2D R1D R0D
GPIO_DIR2
(Register 0x24)
GPIO data direction
0: input
1: output
C7D C6D C5D C4D C3D C2D C1D C0D
GPIO_DIR3
(Register 0x25)
GPIO data direction
0: input
1: output
N/A N/A N/A N/A N/A N/A C9D C8D
Table 31. GPIO_INT_LVLx—Register 0x26 to Register 0x28 (GPIO Level Detect)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
GPIO_INT_LVL1
(Register 0x26)
GPIO INT level detect
0: low
1: high
R7IL R6IL R5IL R4IL R3IL R2IL R1IL R0IL
GPIO_INT_LVL2
(Register 0x27)
GPIO INT level detect
0: low
1: high
C7IL C6IL C5IL C4IL C3IL C2IL C1IL C0IL
GPIO_INT_LVL3
(Register 0x28)
GPIO INT level detect
0: low
1: high
N/A N/A N/A N/A N/A N/A C9IL C8IL
ADP5587 Data Sheet
Rev. D | Page 20 of 24
Table 32. DEBOUNCE_DISxRegister 0x29 to Register 0x2B (Debounce Disable)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
DEBOUNCE_DIS1
(Register 0x29)
Debounce disable (inputs)
0: enabled
1: disabled
R7DD R6DD R5DD R4DD R3DD R2DD R1DD R0DD
DEBOUNCE_DIS2
(Register 0x2A)
Debounce disable (inputs)
0: enabled
1: disabled
C7DD C6DD C5DD C4DD C3DD C2DD C1DD C0DD
DEBOUNCE_DIS3
(Register 0x2B)
Debounce disable (inputs)
0: enabled
1: disabled
N/A N/A N/A N/A N/A N/A C9DD C8DD
Table 33. GPIO_PULLx—Register 0x2C to Register 0x2E (GPIO Pull Disable)
Register Name Register Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
GPIO_PULL1
(Register 0x2C)
GPIO pull disable (remove pull-ups from inputs)
0: pull enabled
1: pull disabled
R7PD R6PD R5PD R4PD R3PD R2PD R1PD R0PD
GPIO_PULL2
(Register 0x2D)
GPIO pull disable (remove pull-ups from inputs)
0: pull enabled
1: pull disabled
C7PD
C6PD
C5PD
C4PD
C3PD
C2PD
C1PD
C0PD
GPIO_PULL3
(Register 0x2E)
GPIO pull disable (remove pull-ups from inputs)
0: pull enabled
1: pull disabled
N/A
N/A
N/A
N/A
N/A
N/A
C9PD
C8PD

ADP5587ACBZ-R7

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Interface - I/O Expanders QWERTY Keypad Cntlr
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet