MC100ES6254 REV. 7 JANUARY 7, 2013 6 ©2013 Integrated Device Technology, Inc.
MC100ES6254 Data Sheet 2.5/3.3V DIFFERENTIAL LVPECL 2X2 CLOCK SWITCH AND FANOUT BUFFER
Table 7. AC Characteristics (V
CC
= 3.3 V 5% or 2.5 V 5%, T
J
= 0 to +110C)
(1)
1. AC characteristics apply for parallel output termination of 50 to V
TT
.
Symbol Characteristics Min Typ Max Unit Condition
V
PP
Differential Input Voltage
(2)
(peak-to-peak)
2. V
PP
is the minimum differential input voltage swing required to maintain AC characteristics including t
PD
and device-to-device skew.
0.3 1.3 V
V
CMR
Differential Input Crosspoint Voltage
(3)
3. V
CMR
(AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V
CMR
(AC)
range and the input swing lies within the V
PP
(AC) specification. Violation of V
CMR
(AC) or V
PP
(AC) impacts the device propagation delay,
device and part-to-part skew.
1.2 V
CC
-0.3 V
V
O(P–P)
Differential Output Voltage (peak-to-peak)
f
O
< 1.1GHz
f
O
< 2.5GHz
f
O
< 3.0GHz
0.45
0.35
0.20
0.7
0.55
0.35
V
V
V
f
CLK
Input Frequency 0 3000
(4)
4. The MC100ES6254 is fully operational up to 3.0 GHz and is characterized up to 2.7GHz.
MHz
t
PD
Propagation Delay CLK, 1 to QA[] or QB[] 360 485 610 ps Differential
t
sk(O)
Output-to-Output Skew 50 ps Differential
t
sk(PP)
Output-to-Output Skew (part-to-part) 250 ps Differential
t
SK(P)
DC
O
Output Pulse Skew
(5)
Output Duty Cycle t
REF
< 100MHz
t
REF
< 800MHz
5. Output pulse skew is the absolute difference of the propagation delay times: | t
PLH
– t
PHL
|.
49.4
45.2
60
50.6
54.8
ps
%
%
DC
fref
= 50%
DC
fref
= 50%
t
JIT(CC)
Output Cycle-to-Cycle Jitter (SEL0 SEL1) TBD
t
r
, t
f
Output Rise/Fall Time 0.05 300 ps 20% to 80%
t
PDL
(6)
6. Propagation delay OE deassertion to differential output disabled (differential low: true output low, complementary output high).
Output Disable Time 2.5T + t
PD
3.5T + t
PD
ns T = CLK period
t
PLD
(7)
7. Propagation delay OE assertion to output enabled (active).
Output Enable Time 3T + t
PD
4T + t
PD
ns T = CLK period
Figure 3. MC100ES6254 Output Disable/Enable Timing
t
PDL
(OEX to Qx[])
50%
t
PLD
(OEX to Qx[])
Outputs Disabled
CLKX
CLKX
OEX
Qx[]
Qx[]