The power-good, open-drain output for regulator 2
(PWRGD2) is high impedance when V
SS2
≥ 0.54V and
V
FB2
≥ 0.9 x V
SS2
. PWRGD2 is low when V
SS2
< 0.54V,
EN2 is low, V
VDD
or V
IN2
is below V
UVLO
, the thermal-over-
load protection is activated, or when V
FB2
< 0.9 x V
SS2
.
External Reference Input (REFIN)
The MAX8855/MAX8855A have an external reference
input. Connect an external reference between 0 and
V
VDD
- 1.6V to REFIN to set the FB1 regulation voltage.
To use the internal 0.6V reference, connect REFIN to
SS1. When the IC is shut down, REFIN is pulled to GND
through 335Ω.
Startup and Sequencing
The MAX8855/MAX8855A feature separate enable
inputs (EN1 and EN2) for the two regulators. Driving
EN_ high enables the corresponding regulator; driving
EN_ low turns the regulator off. Driving both EN1 and
EN2 low puts the IC in low-power shutdown mode,
reducing the supply current typically to 30nA. The
MAX8855/MAX8855A regulators power up when the fol-
lowing conditions are met (see Figure 2):
• EN_ is logic-high.
•V
VDD
is above the UVLO threshold.
•V
IN_
is above the UVLO threshold.
• The internal reference is powered.
• The IC is not in thermal overload (T
J
< +165°C).
Once these conditions are met, the MAX8855/
MAX8855A begin soft-start. FB2 regulates to the volt-
age at SS2. During soft-start, the SS2 capacitor is
charged with a constant 8μA current source so that its
voltage ramps up for the soft-start time. See the
Setting
the Soft-Start Time
section to select the SS2 capacitor
for the desired soft-start time. FB1 regulates to the volt-
age at REFIN. Connect REFIN to SS1 to use the internal
MAX8855/MAX8855A
Dual, 5A, 2MHz Step-Down Regulators
10 ______________________________________________________________________________________
Figure 2. Startup Control Diagram