THine Electronics, Inc.
Security E
THCV220_Rev.2.20_E
Copyright©2016 THine Electronics, Inc.
13/18
AC Timing Diagrams and Test Circuits
CMOS/TTL Output Switching Characteristics
20%
80%
C
L
= 8pF
R
D
= 10Ω
Test Point
20%
80%
t
TLH
t
THL
Figure 6. CMOS/TTL Output Switching Timing Diagrams and Test Circuit
TXp RXp
TXn RXn
Vterm
0.9V(typ)
Zdiff=100ohm
C=75
200nF
50ohm
GND
V-by-One® HS Tx THCV220
CML
Transmitter
CML Receiver
50ohm
C=75
200nF
Figure 7. CML buffer scheme
VCC/2
VCC/2VCC/2
VCC/2
VCC/2
t
RCP
t
RS
t
RH
t
DOUT
t
RCH(RF=L)
t
RCL(RF=H)
RF=L
RF=H
R9-0,G9-0,B9-0
CONT1,CONT2
HSYNC,VSYNC
DE
CLKOUT
t
RCH(RF=H)
t
RCL(RF=L)
THine Electronics, Inc.
Security E
THCV220_Rev.2.20_E
Copyright©2016 THine Electronics, Inc.
14/18
Latency Characteristics
Figure 8. THCV220 Latency
Lock and Unlock Sequence
Figure 9. THCV220 Sequence
Vdiff = (RXp) - (RXn)
CLKOUT
VCC/2
t
RCP
pixel 1st bit
R/F=L
R/F=H
VCC/2 VCC/2
R9-0,G9-0,B9-0
CONT1,CONT2
HSYNC,VSYNC
DE
t
RDC
RXp/n
from V-by-One®
HS Tx
HTPDN
PDN
LOCKN
CLKOUT
Solid Line : RF=High
Dashed Line : RF=Low
Training
pattern
Normal
pattern
VCC
R9-0,G9-0,B9-0
CONT1,CONT2
HSYNC,VSYNC
DE
Low
t
RPD
t
RHPD0
t
RHPD1
t
RPLL0
t
RLCK0
t
RPLL1
t
RLCK1
Training
pattern
Training
pattern
Solid Line : RF=High
Dashed Line : RF=Low
Low
Low
LowLow
t
RPLL0
t
RLCK0
t
RLCK1
Valid Data
Pattern
Valid Data
Pattern
Normal
pattern
THine Electronics, Inc.
Security E
THCV220_Rev.2.20_E
Copyright©2016 THine Electronics, Inc.
15/18
THCV220 Output Data Mapping
Table 8. CMOS/TTL Output Data Mapping for THCV220
*1 CTL bits, which are carried during DE=Low except the 1
st
and the last pixel.
10bit
(30bpp)
8bit
(24bpp)
10bit
(30bpp)
8bit
(24bpp)
R0 *1 - R0 - D30
R1 *1 - R1 - D31
R2 R0 R2 R2 D0
R3 R1 R3 R3 D1
R4 R2 R4 R4 D2
R5 R3 R5 R5 D3
R6 R4 R6 R6 D4
R7 R5 R7 R7 D5
R8 R6 R8 R8 D6
R9 R7 R9 R9 D7
G0 *1 - G0 - D28
G1 *1 - G1 - D29
G2 G0 G2 G2 D8
G3 G1 G3 G3 D9
G4 G2 G4 G4 D10
G5 G3 G5 G5 D11
G6 G4 G6 G6 D12
G7 G5 G7 G7 D13
G8 G6 G8 G8 D14
G9 G7 G9 G9 D15
B0 *1 - B0 - D26
B1 *1 - B1 - D27
B2 *1 B0 *1 B2 B2 D16
B3 *1 B1 *1 B3 B3 D17
B4 *1 B2 *1 B4 B4 D18
B5 *1 B3 *1 B5 B5 D19
B6 *1 B4 *1 B6 B6 D20
B7 *1 B5 *1 B7 B7 D21
B8 *1 B6 *1 B8 B8 D22
B9 *1 B7 *1 B9 B9 D23
CONT1 *1 - CONT1 - D24
CONT2 *1 - CONT2 - D25
HSYNC HSYNC HSYNC HSYNC HSYNC
VSYNC VSYNC VSYNC VSYNC VSYNC
DE DE DE DE DE
Symbol defined
by V-by-One® HS
Data Signals
Receiver
Output Pin Name

THCV220-B

Mfr. #:
Manufacturer:
CEL
Description:
Serializers & Deserializers - Serdes HS Rx to CMOS Single V by One
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet