LTC2442
10
2442fb
For more information www.linear.com/LTC2442
sult is shifted out on the serial data out pin (SDO) under
the control of the serial clock (SCK). Data is updated on
the falling edge of SCK allowing the user to reliably latch
data on the rising edge of SCK (see Figure 3). The data
output state is concluded once 32 bits are read out of the
ADC or when CS is brought HIGH. In either scenario, the
device automatically initiates a new conversion and the
cycle repeats.
Through timing control of the CS, SCK and EXT pins,
the LTC2442 offers several flexible modes of operation
(internal or external SCK). These various modes do not
require programming configuration registers; moreover,
they do not disturb the cyclic operation described above.
These modes of operation are described in detail in the
Serial Interface Timing Modes section.
Ease of Use
The LTC2442 data output has no latency, filter settling
delay or redundant data associated with the conversion
cycle while operating in the 1X mode. There is a one-to-one
correspondence between the conversion and the output
data. Therefore, multiplexing multiple analog voltages is
easy. Speed/resolution adjustments may be made seam
-
lessly between two conversions without settling errors.
The
LTC2442 performs offset and full-scale calibrations
ever
y conversion cycle. This calibration is transparent to
the user and has no effect on the cyclic operation described
above. The advantage of continuous calibration is extreme
stability of offset and full-scale readings with respect to
time, supply voltage change and temperature drift.
Power-Up Sequence
The LTC2442 automatically enters an internal reset state
when the power supply voltage V
CC
drops below approx-
imately 2.2V. This
feature guarantees the integrity of the
conversion result and of the serial interface mode selection.
When the V
CC
voltage rises above this critical threshold,
the converter creates an internal power-on-reset (POR)
signal with a duration of approximately 0.5ms. The
POR signal clears all internal registers. The conversion
immediately following a POR is performed on the input
channel SEL
+
= CH0, SEL
= CH1 at an OSR = 256 in the
1X mode. Following the POR signal, the LTC2442 starts
a normal conversion cycle and follows the succession
of states described above. The first conversion result
following POR is accurate within the specifications of the
device if the power supply voltage is restored within the
operating range (4.5V to 5.5V) before the end of the POR
time interval
.
MSB
BIT 28 BIT 27 BIT 26 BIT 25 BIT 24 BIT 23 BIT 22 BIT 21 BIT 20 BIT 19 BIT 0
LSB
Hi-Z
2442 F03
SIG
BIT 29
“0”
BIT 30
EOC
Hi-Z
CS
SCK
SDI
SDO
BUSY
BIT 31
1 0 EN SGL A2 A1 A0 OSR3 OSR2 OSR1 OSR0 TWOXODD
1 2 3 4 5 6 7 8 9 10 11 12 13 14 32
Figure 3. SDI Speed/Resolution, Channel Selection, and Data Output Timing
APPLICATIONS INFORMATION
LTC2442
11
2442fb
For more information www.linear.com/LTC2442
Reference Voltage Range
The LTC2442 DS converter accepts a truly differential exter-
nal reference
voltage.
The absolute/common mode voltage
specification for the REF
+
and REF
pins covers the entire
range from GND to V
CC
. For correct converter operation, the
REF
+
pin must always be more positive than the REF
pin.
The LTC2442 can accept a differential reference voltage
from 0.1V to V
CC
. The converter output noise is determined
by the thermal noise of the front-end circuits, and as such,
its value in microvolts is nearly constant with reference
voltage. A decrease in reference voltage will not signifi
-
cantly improve
the converter’s effective resolution. On the
other hand, a reduced reference voltage will improve the
converter’s overall INL performance.
Input Voltage Range
Refer to Figure 24. The analog input is truly differential
with an absolute/common mode range for the CH0-CH3
and COM input pins extending from GND – 0.3V to V
CC
+ 0.3V. Outside these limits, the ESD protection devices
begin to turn on and the errors due to input leakage current
increase rapidly. Within these limits, the LTC2442 converts
the bipolar differential input signal, V
IN
= SEL
+
SEL
,
fromFS = –0.5 • V
REF
to +FS = 0.5 • V
REF
where V
REF
=
REF
+
REF
. Outside this range, the converter indicates
the overrange or the underrange condition using distinct
output codes.
Output Data Format
The LTC2442 serial output data stream is 32 bits long.
The first three bits represent status information indicating
the sign and conversion state. The next 24 bits are the
conversion result, MSB first. The remaining five bits are
sub LSBs beyond the 24-bit level that may be included in
averaging or discarded without loss of resolution. In the
case of ultrahigh resolution modes, more than 24 effective
bits of performance are possible (see Table 4). Under these
conditions, sub LSBs are included in the conversion result
and represent useful information beyond the 24-bit level.
The third and fourth bit together are also used to indicate
an underrange condition (the differential input voltage
is belowFS) or an overrange condition (the differential
input voltage is above +FS).
Bit 31 (first output bit) is the end of conversion (EOC)
indicator. This bit is available at the SDO pin during the
conversion and sleep states whenever the CS pin is LOW.
This bit is HIGH during the conversion and goes LOW
when the conversion is complete.
Bit 30 (second output bit
) is a dummy bit (DMY) and is
always LOW.
Bit 29 (third output bit) is the conversion result sign
indicator (SIG). If V
IN
is >0, this bit is HIGH. If V
IN
is <0,
this bit is LOW.
Bit 28 (fourth output bit) is the most significant bit (MSB) of
the result. This bit in conjunction with Bit 29 also provides
the underrange or overrange indication. If both Bit 29 and
Bit 28 are HIGH, the differential input voltage is above +FS.
If both Bit 29 and Bit 28 are LOW, the differential input
voltage is below –FS.
The function of these bits is summarized in Table 1.
Table 1. LTC2442 Status Bits
Input Range Bit 31
EOC
Bit 30
DMY
Bit 29
SIG
Bit 28
MSB
V
IN
≥ 0.5 • V
REF
0 0 1 1
0V ≤ V
IN
< 0.5 • V
REF
0 0 1 0
–0.5 • V
REF
≤ V
IN
< 0V 0 0 0 1
V
IN
< –0.5 • V
REF
0 0 0 0
Bits 28-5 are the 24-bit conversion result MSB first.
Bit 5 is the least significant bit (LSB).
Bits 4-0 are sub LSBs below the 24-bit level. Bits 4-0
may be included in averaging or discarded without loss
of resolution.
Data is shifted out of the SDO pin under control of the
serial clock (SCK), see Figure 3. Whenever CS is HIGH,
SDO remains high impedance and SCK is ignored.
In order to shift the conversion result out of the device,
CS must first be driven LOW. EOC is seen at the SDO pin
of the device once CS is pulled LOW. EOC changes real
time from HIGH to LOW at the completion of a conversion.
This signal may be used as an interrupt for an external
microcontroller. Bit 31 (EOC) can be captured on the first
rising edge of SCK. Bit 30 is shifted out of the device on
APPLICATIONS INFORMATION
LTC2442
12
2442fb
For more information www.linear.com/LTC2442
the first falling edge of SCK. The final data bit (Bit 0) is
shifted out on the falling edge of the 31st SCK and may
be latched on the rising edge of the 32nd SCK pulse. On
the falling edge of the 32nd SCK pulse, SDO goes HIGH
indicating the initiation of a new conversion cycle. This
bit serves as EOC (Bit 31) for the next conversion cycle.
Table 2 summarizes the output data format.
As long as the voltage on the SEL
+
and SEL
pins is main-
tained within the –0.3V to (V
CC
+ 0.3V) absolute maximum
operating range, a conversion result is generated for any
differential input voltage V
IN
fromFS = –0.5 • V
REF
to
+FS = 0.5 • V
REF
. For differential input voltages greater
than +FS, the conversion result is clamped to the value
corresponding to the +FS + 1LSB. For differential input
voltages belowFS, the conversion result is clamped to
the value corresponding to –FS – 1LSB.
Serial Interface Pins
The LTC2442 transmits the conversion result and receives
the start of conversion command through a synchronous
3- or 4-wire interface. During the conversion and sleep
states, this interface can be used to access the converter
status and during the data output state
it is used to read
the conversion result and program the speed, resolution
and input channel.
Serial Clock Input/Output (SCK)
The
serial clock signal present on SCK (Pin 1) is used to
synchronize the data transfer. Each bit of data is shifted
out the SDO pin on the falling edge of the serial clock.
In the Internal SCK mode of operation, the SCK pin is an
output and the LTC2442 creates its own serial clock. In
the External SCK mode of operation, the SCK pin is used
as input. The internal or external SCK mode is selected
by tying EXT (Pin 3) LOW for external SCK and HIGH for
internal SCK.
Serial Data Output (SDO)
The serial data output pin, SDO (Pin 36), provides the
result of the last conversion as a serial bit stream (MSB
first) during the data output state. In addition, the SDO
pin is used as an end of conversion indicator during the
conversion and sleep states.
When CS (Pin 35) is HIGH, the SDO driver is switched
to a high impedance state. This allows sharing the serial
interface with other devices. If CS is LOW during the
convert or sleep state, SDO will output EOC. If CS
is LOW
during
the conversion phase, the EOC bit appears HIGH on
the SDO pin. Once the conversion is complete, EOC goes
LOW. The device remains in the sleep state until the first
rising edge of SCK occurs while CS = LOW.
Table 2. LTC2442 Output Data Format
Differential Input Voltage
V
IN
*
Bit 31
EOC
Bit 30
DMY
Bit 29
SIG
Bit 28
MSB
Bit 27 Bit 26 Bit 25 ... Bit 0
V
IN
* ≥ 0.5 • V
REF
** 0 0 1 1 0 0 0 ... 0
0.5 • V
REF
** –1LSB 0 0 1 0 1 1 1 ... 1
0.25 • V
REF
** 0 0 1 0 1 0 0 ... 0
0.25 • V
REF
** –1LSB 0 0 1 0 0 1 1 ... 1
0 0 0 1 0 0 0 0 ... 0
–1LSB 0 0 0 1 1 1 1 ... 1
–0.25 • V
REF
** 0 0 0 1 1 0 0 ... 0
–0.25 • V
REF
** –1LSB 0 0 0 1 0 1 1 ... 1
–0.5 • V
REF
** 0 0 0 1 0 0 0 ... 0
V
IN
* < –0.5 • V
REF
** 0 0 0 0 1 1 1 ... 1
*The differential input voltage V
IN
= SEL
+
– SEL
. **The differential reference voltage V
REF
= REF
+
– REF
.
APPLICATIONS INFORMATION

LTC2442CG#PBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog to Digital Converters - ADC 24-Bit 2-ch. Delta-Sigma w/Int. Buffer
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet