LC75843UGA
www.onsemi.com
7
Pin Functions
Symbol Pin No. Function Active
I/O
Handling
when unused
S1/P1 to S4/P4
S5 to S24
S28
1 to 4
5 to 24
29
Segment outputs for displaying the display data transferred by serial data
input. The S1/P1 to S4/P4 pins can be used as general-purpose output ports
under serial data control.
- O OPEN
COM1
COM2/S27
COM3/S26
COM4/S25
28
27
26
25
Common driver outputs
The frame frequency is fo[Hz].
The COM2/S27 to COM4/S25 pin can be used as a segment output by control
data.
- O OPEN
OSCI 32
This is input pin for the external clock.
Input the clock at external clock operating mode.
Furthermore, connect to GND at internal oscillator operating mode.
- I GND
CE 34
Serial data transfer inputs. Must be connected to the controller.
CE : Chip enable
CL : Synchronization clock
DI : Transfer data
H I
CL 35
I GND
DI 36 - I
INH
33
Display off control input
INH
=low(V
SS
)….Display forced off
S1/P1 to S4/P4=low (V
SS
)
(These pins are forcibly set to the general-purpose output
port function and held at the V
SS
level.)
S5 to S24, S28=low(V
SS
)
COM1=low(V
SS
)
COM2/S27 to COM4/S25=low(V
SS
)
Stops the internal oscillator.
Inhibits external clock input.
INH
=high(V
DD
)…Display on
Enables the internal oscillator circuit.
(Internal oscillator operating mode)
Enables external clock input.
(External clock operating mode)
However, serial data transfer is possible when the display is forced off.
L I GND
V
DD
30 Power supply pin. A power voltage of 4.5 to 6.3 V must be applied to this pin. - - -
V
SS
31 Ground pin. Must be connected to ground. - - -
LC75843UGA
www.onsemi.com
8
Serial Data Input
1. 1/4 duty
(1) When CL is stopped at the low level
Note: DD is the direction data
• CCB address ................................................ “44H”
• D1 to D100 .................................................. Display data
• DT0, DT1 .................................................... 1/1-duty to 1/4-duty drive switching control data
• W 10 to W15, W20 to W25, W30 to W35 ... PWM data of the PWM output
• PF0 to PF3 ................................................... PWM output waveform frame frequency setting control data
• PS10, PS11 to PS40, PS41 .......................... General-purpose output port (P1 to P4) function setting control data
• P0 to P2 ....................................................... Segment output port/general-purpose output port switching control data
• FC0 to FC3 .................................................. Common/segment output waveform frame frequency setting control data
• DN ............................................................... S28 pin state setting control data
• EXF ............................................................. External clock operating frequency setting control data
• OC ............................................................... Internal oscillator operating mode/external clock operating mode
switching control data
• SC ................................................................ Segment on/off control data
• BU ............................................................... Normal mode/power-saving mode control data
PF3
P2 P1
DD
2 bits
Control data
24 bits
PS20 PS10 PS30 PS21 PS31
P0
PS40
SC OC
FC2 FC1
0 1 BU
FC0
PS41
FC3
DN
EXF
PS11
PF0 PF1 PF2
B1 B0
W11 W10
0 0
W22
0 0
CCB address
8 bits
0 0 0
W25
1 0 1
B3 B2 A1 A0 A3 A2
W23 W31 W30 W32 W35 W33
0 0
W34 W24 W15 W20 W21 W12 W13 W14
Control data
18 bits
Fixed data
4 bits
B1 B0
D2 D1 0 0
D90
0
D100
DD
2 bits
Control data
10 bits
Display data
100 bits
CCB address
8 bits
DI
CL
CE
0 0 0
D93
1 0 1
B3 B2 A1 A0 A3 A2
D91 D95 D94 D96 D99 D97
DT0
0 0 0 1 0
DT1
0
D98
0 0 0
D92 D88 D89 D87 D86 D85
LC75843UGA
www.onsemi.com
9
(2) When CL is stopped at the high level
Note: DD is the direction data
• CCB address ................................................ “44H”
• D1 to D100 .................................................. Display data
• DT0, DT1 .................................................... 1/1-duty to 1/4-duty drive switching control data
• W 10 to W15, W20 to W25, W30 to W35 ... PWM data of the PWM output
• PF0 to PF3 ................................................... PWM output waveform frame frequency setting control data
• PS10, PS11 to PS40, PS41 .......................... General-purpose output port (P1 to P4) function setting control data
• P0 to P2 ....................................................... Segment output port/general-purpose output port switching control data
• FC0 to FC3 .................................................. Common/segment output waveform frame frequency setting control data
• DN ............................................................... S28 pin state setting control data
• EXF ............................................................. External clock operating frequency setting control data
• OC ............................................................... Internal oscillator operating mode/external clock operating mode
switching control data
• SC ................................................................ Segment on/off control data
• BU ............................................................... Normal mode/power-saving mode control data
B1 B0
D2 D1 0 0
D92
0 0
DD
2 bits
Control data
10 bits
Display data
100 bits
CCB address
8 bits
DI
CL
CE
0 0 0
D95
1 0 1
B3 B2 A1 A0 A3 A2
D93 D97 D96 D98
0
D99
0
DT1
0 0
D91
1 0
D100
0 0
DT0
D94 D88 D89 D90 D87 D86 D85
B1 B0
W11 W10
0 0
W22
0 0
Control data
18 bits
CCB address
8 bits
0 0 0
W30
1 0 1
B3 B2 A1 A0 A3 A2
W23 W32 W31 W33
0
W34 W25
0
W35 W24 W15 W20 W21 W14 W13 W12
Fixed data
4 bits
PF3
P2 P1
DD
2 bits
Control data
24 bits
PS20 PS10 PS30 PS21 PS31
P0
PS40
SC OC
FC2 FC1
0 1 BU
FC0
PS41
FC3
DN
EXF
PS11
PF0 PF1 PF2

LC75843UGA-AH

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
LCD Drivers LCD DISPLAY DRIVER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet