1
®
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002-2004. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
ISL6532C
ACPI Regulator/Controller for
Dual Channel DDR Memory Systems
The ISL6532C provides a complete ACPI compliant power
solution for up to 4 DIMM dual channel DDR/DDR2 Memory
systems. Included are both a synchronous buck controller
and integrated LDO to supply V
DDQ
with high current during
S0/S1 states and standby current during S3 state. During
S0/S1 state, a fully integrated sink-source regulator
generates an accurate (V
DDQ
/2) high current V
TT
voltage
without the need for a negative supply. A buffered version of
the V
DDQ
/2 reference is provided as V
REF
. An LDO
controller is also integrated for AGP core voltage regulation.
The switching PWM controller drives two N-Channel
MOSFETs in a synchronous-rectified buck converter
topology. The synchronous buck converter uses voltage-
mode control with fast transient response. Both the switching
regulator and standby LDO provide a maximum static
regulation tolerance of
2% over line, load, and temperature
ranges. The output is user-adjustable by means of external
resistors down to 0.8V.
Switching memory core output between the PWM regulator
and the standby LDO during state transitions is
accomplished smoothly via the internal ACPI control
circuitry. The NCH signal provides synchronized switching of
a backfeed blocking switch during the transitions eliminating
the need to route 5V Dual to the memory supply.
An integrated soft-start feature brings all outputs into
regulation in a controlled manner when returning to S0/S1
state from any sleep state. During S0 the PGOOD signal
indicates V
TT
is within spec and operational.
Each output is monitored for under and over-voltage events.
The switching regulator has over current protection. Thermal
shutdown is integrated.
Pinout
ISL6532C (QFN) TOP VIEW
Features
Generates 3 Regulated Voltages
- Synchronous Buck PWM Controller with Standby LDO
- 3A Integrated Sink/Source Linear Regulator with
Accurate VDDQ/2 Divider Reference.
- Glitch-free Transitions During State Changes
- LDO Regulator for 1.5V Video and Core voltage
ACPI compliant sleep state control
Integrated V
REF
Buffer
PWM Controller Drives Low Cost N-Channel MOSFETs
250kHz Constant Frequency Operation
Tight Output Voltage Regulation
- All Outputs:
2% Over Temperature
5V or 3.3V Down Conversion
Fully-Adjustable Outputs with Wide Voltage Range: Down
to 0.8V supports DDR and DDR2 Specifications
Simple Single-Loop Voltage-Mode PWM Control Design
Fast PWM Converter Transient Response
Under and Over-voltage Monitoring on All Outputs
OCP on the Switching Regulator and V
TT
Integrated Thermal Shutdown Protection
QFN Package Option
- QFN Compliant to JEDEC PUB95 MO-220 QFN - Quad
Flat No Leads - Product Outline
- QFN Near Chip Scale Package Footprint; Improves
PCB Efficiency, Thinner in Profile
Pb-free available
Applications
Single and Dual Channel DDR Memory Power Systems in
ACPI compliant PCs
Graphics cards - GPU and memory supplies
ASIC power supplies
Embedded processor and I/O supplies
DSP supplies
GNDP
LGATE
UGATE
P12V
S5#
S3#
NCH
VDDQ
VDDQ
VTTSNS
P5VSBY
OCSET
VREF_OUT
VREF_IN
GNDP
5VSBY
GNDQ
GNDQ
VTT
VTT
VDDQ
PGOOD
PHASE
DRIVE2
FB2
GNDA
COMP
FB
1
2
3
4
5
6
7
21
20
19
18
17
16
15
28 27 26 25 24 23 22
8 9 10 11 12 13 14
Ordering Information
PART NUMBER
TEMP. RANGE
(
o
C) PACKAGE PKG. DWG. #
ISL6532CCR 0 to 70 28 Ld 6x6 QFN L28.6x6
ISL6532CCRZ
(See Note)
0 to 70 28 Ld 6x6 QFN
(Pb-free)
L28.6x6
*Add “-T” suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish, which
is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J Std-020B.
Data Sheet July 2004 FN9121.2
N
O
T
R
E
CO
M
M
E
ND
E
D
F
O
R NE
W
D
E
S
I
G
NS
N
O
RE
C
O
M
M
E
N
D
E
D
R
E
P
L
A
C
E
M
E
N
T
c
o
n
t
a
c
t
o
u
r
T
e
c
h
n
i
c
a
l
S
u
p
p
o
r
t
C
e
n
t
e
r
a
t
1
-
8
8
8
-
I
N
T
E
R
S
I
L
o
r
w
w
w
.
i
n
t
e
r
s
i
l
.
c
o
m
/
t
s
c
2
Block Diagram
SOFT-START,
PGOOD,
COMP
EA1
PWM
GNDA
UGATE
VTT(2)
VTTSNS
OSCILLATOR
AND FAULT
LOGIC
FB
COMP
VTT
VOLTAGE
REFERENCE
UV/OV1
SOFT-START
0.800V
0.680V (-15%)
LGATE
P12V
PWM
LOGIC
0.920V (+15%)
VREF_IN
VDDQ(3)
PGOOD
REG
S5#S3#
S0/S3
5V
POR
5VSBY
PWM ENABLE
P5VSBY
NCH
GNDQ
SLEEP,
VDDQ S3
REGULATOR
EA2
12VCC
FB2
DRIVE2
VREF_OUT
12V
POR
S3
UV/OV3
PHASE
20A
OCSET
OC
COMP
250kHz
GNDP
UV/OV
S0
{
{
R
U
R
L
DISABLE
650 OUTPUT
IMPEDANCE
UV/OV2
+
-
+
-
+
-
+
-
+
-
+
-
+
-
+-
+
-
+
-
ISL6532C
3
Simplified Power System Diagram
Typical Application - 5V or 3.3V Input
PWM
5VSBY
VTT
ISL6532C
CONTROLLER
REGULATOR
12V
STANDBY
LDO
V
REF
V
TT
+
SLEEP
STATE
LOGIC
5VSBY/3V3SBY
SLP_S3
SLP_S5
LINEAR
CONTROLLER
Q3
+
V
DDQ
V
DDQ
Q1
5V
Q2
+
NCH
V
AGP
5VSBY
UGATE
FB
COMP
ISL6532C
C
BP
LGATE
+12V
VTT
VTT
+
V
TT
+
VREF_IN
VREF_OUT
SLP_S3
SLP_S5
VTTSNS
PGOOD
+3.3V
Q3
+
V
DDQ
DRIVE2
FB2
C
OUT2
V
DDQ
Q1
2.5V
C
IN
L
OUT
+
+
Q2
+5V or +3.3V
NCH
OCSET
R
OCSET
VDDQ
GNDQ
GNDP GNDA
PHASE
V
AGP
1.5V
V
REF
C
VDDQ_OUT
C
VTT_OUT
V
DDQ
Q4
R
NCH
S3#
S5#
5VSBY
P5VSBY
P12V
VDDQ
VDDQ
GNDQ
ISL6532C

ISL6532CCRZ

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Switching Controllers 3-IN-1 DDRG W/3ALDO SPRINGDALE MBS 28L
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet