Table 15: Pointer Register Bits 0–7
Bit
7 6 5 4 3 2 1 0
0 0 0 0 Register
select
Register
select
Register
select
Register
select
Table 16: Pointer Register Bits 0–2 Descriptions
Bit
Register2 1 0
0 0 0 Capability register
0 0 1 Configuration register
0 1 0 Alarm temperature upper boundary register
0 1 1 Alarm temperature lower boundary register
1 0 0 Critical temperature register
1 0 1 Temperature register
Capability Register
The capability register indicates the features and functionality supported by the temper-
ature sensor. This register is a read-only register.
Table 17: Capability Register (Address: 0x00)
Bit
15 14 13 12 11 10 9 8
RFU RFU RFU RFU RFU RFU RFU RFU
Bit
7 6 5 4 3 2 1 0
RFU RFU RFU Temperature resolution Wider range Precision Has alarm
and critical
temperature
Table 18: Capability Register Bit Description
Bit Description
0 Basic capability
1: Has alarm and critical trip point capabilities
1 Accuracy
0: ±2°C over the active range and ±3°C over the monitor range
1: ±1°C over the active range and ±2°C over the monitor range
2 Wider range
0: Temperatures lower than 0°C are clamped to a binary value of 0
1: Temperatures below 0°C can be read
2GB (x72, ECC, DR) 200-Pin DDR2 SDRAM SORDIMM
Temperature Sensor with Serial Presence-Detect EEPROM
PDF: 09005aef83f287c1
hts18c256x72rhz.pdf - Rev. A 3/10 EN
17
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2010 Micron Technology, Inc. All rights reserved.