74HC_HCT20 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 18 November 2015 9 of 15
NXP Semiconductors
74HC20; 74HCT20
Dual 4-input NAND gate
12. Package outline
Fig 9. Package outline SOT108-1 (SO14)
81,7
$
PD[
$

$

$

E
S
F '

(


H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP
LQFKHV























R
R
 
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627
;
Z 0
ș
$
$

$

E
S
'
+
(
/
S
4
GHWDLO;
(
=
H
F
/
Y 0
$
$

$




\
( 06
SLQLQGH[

























 




  PP
VFDOH
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
74HC_HCT20 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 18 November 2015 10 of 15
NXP Semiconductors
74HC20; 74HCT20
Dual 4-input NAND gate
Fig 10. Package outline SOT337-1 (SSOP14)
81,7 $

$

$

E
S
F '

(

H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP













  










R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
627



Z 0
E
S
'
+
(
(
=
H
F
Y 0
$
;
$
\




ș
$
$

$

/
S
4
GHWDLO;
/
$

02
SLQLQGH[
  PP
VFDOH
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
$
PD[

74HC_HCT20 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 18 November 2015 11 of 15
NXP Semiconductors
74HC20; 74HCT20
Dual 4-input NAND gate
Fig 11. Package outline SOT402-1 (TSSOP14)
81,7 $

$

$

E
S
F '

(
 
H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP





















R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02


Z 0
E
S
'
=
H

 


ș
$
$

$

/
S
4
GHWDLO;
/
$

+
(
(
F
Y 0
$
;
$
\
  PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
$
PD[

SLQLQGH[

74HCT20DB,112

Mfr. #:
Manufacturer:
Nexperia
Description:
Logic Gates DUAL 4-INPUT NAND
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union