3-10
1
2
3
4
5
6
7
8
32
31
30
29
28
27
26
25
24 23 22 21 20 19 18 17
9
10
11
12
13141516
33
34
35
36
37 38 39 40 41 42 43 44 45 46 47 48
QD6
QD5
QD4
QD3
QD2
QD1
QD0 (LSB)
DV
DD
DGND
NC
AV
DD
AGND
ID6
ID5
ID4
ID3
ID2
SLEEP
DV
DD
DGND
NC
AV
DD
ID1
ID0 (LSB)
ID7
ID8
ID9 (MSB)
DV
DD
DGND
QCLK
DGND
DV
DD
QD9 (MSB)
QD8
QD7
ICLK
AGND
ICOMP1
REFLO
IOUTA
IOUTB
AGND
AGND
QOUTB
QOUTA
FSADJ
REFIO
QCOMP1
A28
C28
C27
A26
C26
A25
C25
A24
C24
A23
C13
P1-77
P1-23
P1-88
P1-24
P1-89
P1-25
P1-90
P1-26
P1-91
P1-92
P1-28
CLK
MSB
LSB
C3
P1-67
C18
P1-82
C23
P1-87
C32
P1-96
A27
P1-27
A12
P1-12
A13
P1-13
A11
P1-11
A10
P1-10
A9
P1-9
A8
P1-8
VME CONNECTOR (96 OR 64 PIN)
C19
P1-83
MSB
R17
200
R11
200
R12
200
R18
200
R14
200
R15
200
R13
200
R16
200
R19
200
R20
200
R23
200
R26
200
R30
200
R33
200
R37
200
R40
200
R41
200
R43
200
R45
200
R46
200
R5
50
R7
50
SEE CLOCK
EXTERNAL REFERENCE
E2
SMA7
C7
0.1µF
R68
20k
R35
2k
POT
(OPTIONAL)
A18
A17
C17
A16
C16
A15
C15
A14
C14
P1-78
P1-14
P1-79
P1-15
P1-80
P1-16
P1-81
P1-17
P1-18
LSB
J1
DV
DD
POWER PLANE
SLEEP MODE = JUMPER J1 INSTALLED
EXTERNAL REFERENCE = J3 INSTALLED
AND REFLO TIED TO AV
DD
(SEE J2)
J2
AV
DD
POWER PLANE
J2 = AV
DD
- EXTERNAL REFERENCE
J2 = AGND - INTERNAL REFERENCE
R6
50
R3
50
R4
50
R8
50
R9
50
R2
50
R1
50
R10
50
R36
50
R27
50
R32
R42
50
R38
50
R39
50
R48
50
R44
50
R47
50
R24
50
50
J3
INPUT CIRCUIT
THE 50 TERMINATIONS ARE
RECOMMENDED IF THE DAC’S
PERFORMANCE IS NOT AS
EXPECTED, ESPECIALLY FOR
CLOCK > 50MSPS.
Application Note 9827
3-11
IOUTA
IOUTB
QOUTB
QOUTA
V
OUT
= (2 x I
OUT
x R
EQ
)V
100
50
50
50
V
OUT
= (2 x Q
OUT
x R
EQ
)V
100
50
50
50
R51
0
R57
0
R22
R52
R71
R31
R25
R34
R72
R70
0
0
IOUT
SMA5
QOUT
SMA6
SMA1
SMA2
SMA3
SMA4
E4
E5
E9 E8
ICOMP1
QCOMP1
C10
0.1µF
C4
0.1µF
0
R69
0
R56
E6
E7
0
R61
50 REPRESENTS THE SPECTRUM
ANALYZER INPUT IMPEDANCE.
50 IS THE SPECTRUM ANALYZER
INPUT IMPEDANCE.
TP2
ANALOG
GROUND
TP1
DIGITAL
GROUND
NOTE: E6 was mistakenly grounded so R56 should not be populated! E7, however, is correct and can be used to overdrive the internal reference
op amp for increasing the multiplying bandwidth.
Rgnd
0
Digital Ground Plane
Analog Ground Plane
Ground Connection
NOTE: AGND1 and DGND1 are tied together at a single point near the
DAC. Optimum placement for Rgnd was found by iteration while observing
the spectral noise floor.
AVDD POWER PLANE
Application Note 9827
3-12
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Appendix D Evaluation Board Bill Of Materials
REFERENCE DESIGNATOR QTY DESCRIPTION
U1 1 HI5728IN, Intersil Dual 10-bit D/A Converter
C8, 13, 16 3 10µF, Tantalum Chip Capacitor, EIA Case B, 10%, 10V
C1-7, 9-12, 14, 15 13 0.1µF, Ceramic Chip Capacitor, 0805, 10%, 10V
R1-10, 21, 24, 27, 32, 36, 38, 39, 42, 44, 47-49, 55 23 Included, not populated51, Chip Resistor, 1210, 5%, 1/4W
R11-20, 23, 26, 28, 29, 30, 33, 37, 40, 41, 43, 45, 46, 51, 57, 70 25 200, Chip Resistor, 0805, 1/8W
R52, 71 2 100, Chip Resistor, 0805, 1/8W
R22, 25, 31, 34 4 51, Chip Resistor, 0805, 1/8W
R54, 58, 59, 60-67, 69 12 0, Chip Resistor, 0402, 1/10W
R68 1 20k, Potentiometer Resistor, 3296W, 1/8W(Shipped set to
~2kΩ)
R35 1 (2k, Chip Resistor, 0805, 1/8W) (Not Populated)
J1, J2 2 1x2 Header
J3 1 1x3 Header
T1, 2 2 Mini-Circuits, T1-1T KK81, Z1:Z2 ratio of 1:1
P1 1 96-Pin Eurocard, Right Angle
SMA1-11 11 SMA Straight Jack, PCB Mount
FB1, 2 2 10µH, Ferrite Bead
TP1, 2 2 Test Point
- 3 1x2 Header Jumper
- - DUT Clamp
- 4 Plastic Legs, 1/2”
R50, 53, Rgnd 3 (0, Chip Resistor, 0805, 1/8W) (R50, 53 Not Populated)
R56 1 (0, Chip Resistor, 0402, 1/10W) (Not Populated )
Application Note 9827

HI5728EVAL1

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Data Conversion IC Development Tools HI5728EVAL PLA TFORM FOR TQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet