ICS841202-245 Data Sheet CRYSTAL-TO-HCSL CLOCK SYNTHESIZER
ICS841202BK-245 REVISION A AUGUST 20, 2013 2 ©2013 Integrated Device Technology, Inc.
Pin Description and Pin Characteristic Tables
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Function Tables
Table 3A. FSEL[1:0] Function Table Table 3B. SSC[1:0] Function Table
Number Name Type Description
1, 2, 5, 11, 27 V
DD
Power Core supply pins.
3, 4, 6, 8, 12, 18,
20, 21, 24
nc Unused No connect.
7FSEL0 InputPullupOutput frequency select pin. See Table 3A. LVCMOS/LVTTL interface levels.
9FSEL1 InputPulldown Output frequency select pin. See Table 3A. LVCMOS/LVTTL interface levels.
10,
19
SSC0,
SSC1
InputPullup Spread spectrum control pins. See Table 3B. LVCMOS/LVTTL interface levels.
13,
14
XTAL_IN,
XTAL_OUT
Inpu
t
Parallel resonant crystal interface. XTAL_IN is the input, XTAL_OUT is the
output. (PLL reference.)
15 OE InputPullup
Output enable pin. Logic HIGH, outputs are enabled. Logic LOW, outputs are in
an High-Impedance state. LVCMOS/LVTTL interface levels.
16, 17, 22, 29, 30 GND Power Power supply ground.
23 IREF Power
HCSL current reference resistor output. An external fixed precision resistor
(475) from this pin to ground provides a reference current used for differential
current-mode Qx, nQx clock outputs.
25, 26 nQ1, Q1 Output Differential output pair. HCSL interface levels.
28 V
DDA
Power Analog supply pin.
31, 32 nQ0, Q0 Output Differential output pair. HCSL interface levels.
Symbol Parameter Test Conditions Minimum Typical Maximum Units
C
IN
Input Capacitance OE, FSEL[1:0], SSC[1:0] 4 pF
R
PULLUP
Input Pullup Resistor 51 k
R
PULLDOWN
Input Pulldown Resistor 51 k
Inputs
Output
Divided by
Outputs
FSEL1 FSEL0 Q[0:1], nQ[0:1]
0 0 PLL Bypass 25MHz
0 1 5 100MHz (default)
10 4 125MHz
11 2 250MHz
Inputs
Spread%SSC1 SSC0
0 0 Center ± 0.3
0 1 Down -0.6
1 0 Down -0.9
11No Spread (default)