1
FN9062.2
ISL6504, ISL6504A
Multiple Linear Power Controller with
ACPI Control Interface
The ISL6504 and ISL6504A complement other power
building blocks (voltage regulators) in ACPI-compliant
designs for microprocessor and computer applications. The
IC integrates three linear controllers/regulators, switching,
monitoring and control functions into a 16-pin wide-body
SOIC or 20-pin QFN 6x6 package. The ISL6504, ISL6504A
operating mode (active outputs or sleep outputs) is
selectable through two digital control pins, S3
and S5.
One linear controller generates the 3.3V
DUAL
/3.3V
SB
voltage plane from the ATX supply’s 5V
SB
output, powering
the south bridge and the PCI slots through an external NPN
pass transistor during sleep states (S3, S4/S5). In active
state (during S0 and S1/S2), the 3.3V
DUAL
/3.3V
SB
linear
regulator uses an external N-channel pass MOSFET to
connect the outputs directly to the 3.3V input supplied by an
ATX power supply, for minimal losses.
A controller powers up the 5V
DUAL
plane by switching in the
ATX 5V output through an NMOS transistor in active states,
or by switching in the ATX 5V
SB
through a PMOS (or PNP)
transistor in S3 sleep state. In S4/S5 sleep states, the
ISL6504 5V
DUAL
output is shut down. In the ISL6504A, the
5V
DUAL
output stays on during S4/S5 sleep states. This is
the only difference between the two parts; see Table 1.
An internal linear regulator supplies the 1.2V for the voltage
identification circuitry (VID) only during active states (S0 and
S1/S2), and uses the 3V3 pin as input source for its internal
pass element. Another internal regulator outputs a 1.5V
SB
chip-set standby supply, which uses the 3V3DL pin as input
source for its internal pass element. The 3.3V
DUAL
/3.3V
SB
and 1.5V
SB
outputs are active for as long as the ATX 5V
SB
voltage is applied to the chip.
Features
Provides four ACPI-Controlled Voltages
-5V
DUAL
USB/Keyboard/Mouse
-3.3V
DUAL
/3.3V
SB
PCI/Auxiliary/LAN
-1.2V
VID
Processor VID Circuitry
-1.5V
SB
ICH4 Resume Well
Excellent Output Voltage Regulation
- All Outputs: 2.0% over temperature (as applicable)
Small Size; Very Low External Component Count
Undervoltage Monitoring of All Outputs with Centralized
FAULT Reporting and Temperature Shutdown
QFN Package:
- Near Chip Scale Package Footprint; Improved PCB
Efficiency; Thinner profile
Pb-Free Available (RoHS Compliant)
Applications
ACPI-Compliant Power Regulation for Motherboards
- ISL6504: 5V
DUAL
is shut down in S4/S5 sleep states
- ISL6504A: 5V
DUAL
stays on in S4/S5 sleep states
Data Sheet April 13, 2004
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
| Intersil (and design) is a trademark of Intersil Americas LLC
Copyright © Intersil Americas LLC 2003, 2005. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
O
B
S
O
L
E
T
E
P
R
O
D
U
C
T
N
O
R
E
C
O
M
ME
N
D
E
D
R
E
P
L
A
C
E
ME
N
T
co
n
t
act
o
u
r
T
ech
n
ical S
u
p
p
o
r
t
C
en
t
er
at
1
-
88
8-
IN
T
E
R
S
IL
o
r
w
w
w
.in
t
er
sil.
co
m
/t
sc
2
FN9062.2
April 13, 2004
Pinouts
ISL6504/A (WIDE BODY SOIC)
TOP VIEW
ISL6504/A (6
X6 QFN)
TOP VIEW
10
11
12
13
14
15
16
7
6
5
4
3
2
1
3V3DLSB
3V3DL
S3
1V2VID
3V3
1V5SB
5VSB
VID_PG
DLA
SS
FAULT
5VDL
S5
VID_CT
GND
5VDLSB
9
8
NOTE: SOIC layout should accomodate both wide and narrow footprints.
NOTE: The QFN bottom pad is electrically connected to the IC substrate, at
GND potential. It can be left unconnected, or connected to GND; do NOT
connect to another potential.
3V3DLSB
NC
5VSB
1V5SB
VID_CT
NC
GND
FAULT
S5
DLA
3V3DL
1V2VID
3V3
NC
S3
VID_PG
NC
5VDL
SS
5VDLSB
1
2
3
4
5
678910
15
14
13
12
11
20 19 18 17 16
Ordering Information
PART NUMBER
TEMP.
RANGE (
o
C) PACKAGE
PKG.
DWG. #
ISL6504CB 0 to 70 16 Ld SOIC M16.3
ISL6504CBZ
(Note)
0 to 70 16 Ld SOIC
(Pb-free)
M16.3
ISL6504CBN 0 to 70 16 Ld SOIC M16.15
ISL6504CBNZ
(Note)
0 to 70 16 Ld SOIC
(Pb-free)
M16.15
ISL6504CR 0 to 70 20 Ld 6x6 QFN L20.6x6
ISL6504CRZ
(Note)
0 to 70 20 Ld 6x6 QFN
(Pb-free)
L20.6x6
ISL6504EVAL1 Evaluation Board
ISL6504ACB 0 to 70 16 Ld SOIC M16.3
ISL6504ACBZ
(Note)
0 to 70 16 Ld SOIC
(Pb-free)
M16.3
ISL6504ACBN 0 to 70 16 Ld SOIC M16.15
ISL6504ACBNZ
(Note)
0 to 70 16 Ld SOIC
(Pb-free)
M16.15
ISL6504ACR 0 to 70 20 Ld 6x6 QFN L20.6x6
ISL6504ACRZ
(Note)
0 to 70 20 Ld 6x6 QFN
(Pb-free)
L20.6x6
ISL6504AEVAL1 Evaluation Board
Add “-T” suffix for tape and reel.
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible
with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
ISL6504, ISL6504A
3
FN9062.2
April 13, 2004
Block Diagram
S5
5VSB
+
-
GND
4.4V/3.4V
5VSB POR
SS
5VDLSB
+
-
3V3DL
FAULT
UV DETECTOR
5VDL
EA4
3V3DLSB
+
-
UV COMP
4.10V
DLA
VID_PG
1V5SB
MONITOR AND CONTROL
1.265V
TEMPERATURE
MONITOR
(TMON)
+
-
TO
1V2VID
TO 3V3
UV DETECTOR
EA3
+
-
TO UV
DETECTOR
EA3
S3
VID_CT
3V3
10mA
+
-
2.75V/2.60V
3V3 MONITOR
+
-
10mA
FIGURE 1.
ISL6504, ISL6504A

ISL6504ACR-T

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC MULTIPLE POWER CTRLR 20-QFN
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union