13
FN9062.2
April 13, 2004
Q1
The NPN transistor used as sleep state pass element on the
3.3V
DUAL
output has to have a minimum current gain of 100
at 1.5V V
CE
and 650mA I
CE
throughout the in-circuit
operating temperature range. For larger current ratings on
the 3.3V
DUAL
output (providing the ATX 5V
SB
output rating
is equally extended), selection criteria for Q1 include an
appropriate current gain (h
fe
) and saturation characteristics.
Q2, Q4
These N-Channel MOSFETs are used to switch the 3.3V
and 5V inputs provided by the ATX supply into the
3.3V
DUAL
/3.3V
SB
and 5V
DUAL
outputs while in active (S0,
S1) state. The main criteria for the selection of these
transistors is output voltage budgeting. The maximum
r
DS(ON)
allowed at highest junction temperature can be
expressed with the following equation:
, where
V
INmin
- minimum input voltage
V
OUTmin
- minimum output voltage allowed
I
OUTmax
- maximum output current
Q3
If a P-Channel MOSFET is used to switch the 5V
SB
output of
the ATX supply into the 5V
DUAL
output during sleep states,
then the selection criteria of this device is proper voltage
budgeting. The maximum r
DS(ON)
, however, has to be
achieved with only 4.5V of gate-to-source voltage, so a logic
level MOSFET needs to be selected. If a PNP device is
chosen to perform this function, it has to have a low-
saturation voltage while providing the maximum sleep
current and have a current gain sufficiently high to be
saturated using the minimum drive current (typically 20mA).
ISL6504 Application Circuit
Figure 12 shows a typical application circuit for the
ISL6504/A. The circuit provides the 3.3V
DUAL
/3.3V
SB
voltage, the ICH4 resume well 1.5V
SB
voltage, the 1.2V
VID
voltage identification output, and the 5V
DUAL
keyboard/mouse voltage from +3.3V, +5V
SB
, +5V, and
+12VDC ATX supply outputs. Q3 can also be a PNP
transistor, such as an MMBT2907AL. For additional, more
detailed information on the circuit, including a Bill-of-
Materials and circuit board description, see Application Note
AN1001. Also see Intersil Corporation’s web page
(www.intersil.com).
r
DS ONmax
V
INmin
V
OUTmin
–
I
OUTmax
---------------------------------------------------
=
FIGURE 12. TYPICAL ISL6504/A APPLICATION DIAGRAM
C1
1mF
220mF
330mF
GND
5VSB
S3
ISL6504/A
S5
+3.3VDUAL/3.3VSB
C6
+5VDUAL
3V3DL
3V3DLSB
Q1
Q3
Q4
DLA
5VDLSB
FAULT
5VDL
SS
+
+
2SD1802
FDV304P
HUF76113T3S
C4
U1
+5VSB
+5VIN
+12VIN
+3.3VIN
‘FAULT’
3V3
16
1
2
3
4
5
6
7
8
9
10
11
12
13
+1.5VSB
Q2
HUF76113T3S
1V5SB
10mF
1V2VID
C3
+
+1.2VVID
10mF
C5
+
R1
1k
14
VID_PG
‘VID PGOOD’
R2
10k
15
VID_CT
C2
0.1mF
C7
0.1mF
S3
S5
R3
1k
ISL6504, ISL6504A