Ultralow Power, Adaptive Linear Power,
Dual-Port ADSL/ADSL2+ Line Driver
Data Sheet
Rev. D Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2017 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
2 differential DSL channels comprising current feedback,
high output current amplifiers with integrated feedback
resistors plus biasing network
Ideal for use as ADSL/ADSL2+ dual-channel central office
(CO) line drivers
Low power consumption using Class H technology
Single 12.5 V supply operation
20.4 dBm line power, 1:1 transformer
Less than 600 mW per channel total power dissipation
while driving 20.4 dBm (includes 110 mW line power)
Less than 275 mW per channel total power dissipation
while driving 14.5 dBm (including line power)
High output voltage and current drive
43.4 V differential output voltage swing
Low distortion
−65 dBc typical multitone power ratio (MTPR) at 20.4 dBm,
26 kHz to 2.2 MHz
Low cost protection components enable ITU-T-K20 and
GR-1089 compliance
APPLICATIONS
ADSL/ADSL2+ CO line drivers
INTERNAL SCHEMATIC
VEEP
VCCPVCC
A
V
= 13V/V
VOPA
VONA
INPA
VCOM_A
INNA
VCC
4kΩ
4kΩ
08848-001
Figure 1. Channel A Internal Schematic
GENERAL DESCRIPTION
The ADLD8403 comprises two differential, high output current,
low power consumption operational amplifiers. It is particularly
well suited for the CO driver interface in digital subscriber line
systems, such as ADSL and ADSL2+. The driver can deliver 20.4
dBm to a line while compensating for losses due to hybrid
insertion and back termination resistors. The ADLD8403 uses
the Analog Devices, Inc., second generation Adaptive Linear
Power™ (Class H) architecture to achieve unprecedented power
efficiency using a single power supply. Additional functionality
allows the shutdown of pumps for enhanced power savings for
line powers of less than 14.5 dBm. This functionality yields the
smallest printed circuit board (PCB) footprint and lowest total
cost of ownership.
The low power consumption, high output current, high
output voltage swing, and robust thermal packaging enable
the ADLD8403 to be the CO line driver in ADSL and other
xDSL systems.
The ADLD8403 is available in a 4 mm × 4 mm, 20-lead LFCSP.
18
–6
–2
2
6
10
14
0 10987654321
VOLTAGE (V)
TIME (µs)
VOPA
VONA
VOPB
VONB
VCCP
VEEP
08848-002
Figure 2. Outputs and Pumps Time Domain Response, Typical ADSL/ADSL2+
Application Circuit, V
CC
= 12.5 V, P
OUT
= 20.4 dBm, Crest Factor = 5.45
