DocID14273 Rev 5 7/30
L9758 Pins configuration
29
16 REF_SEL Tracking A voltage reference selection
17 VS_DIS Sensor supply disable
18 REXT External current reference resistance
19 RST_TIM Reset timer adjustment
20 RSTL VDDL regulator reset output
21 RST5 VDD5 regulator reset output
22 STBY_OK Standby regulator monitor
23 VSTBY Standby regulator output
24 VKAM Standby memory regulator output
25 VPROG2 Standby regulator voltage selection (VSTBY)
26 VPROG1 Standby memory regulator voltage selection (VKAM)
27 CORE_DIS VDDL and VCORE disable
28 VPROG3 VDDL voltage selection
29 VCORE_DRV VCORE external pass transistor predriver output
30 VCORE_FDBK VCORE feedback
31 VDDL_FDBK VDDL feedback
32 VDDL_DRV VDDL external pass transistor predriver output
33 VDD5 VDD5 linear regulator output
34 VB Switching preregulator output
35 FDBK Switching voltage feedback
36 SW Buck regulator switch output
Table 3. Control pins description
Pin name
Logic
level
Description
Type of
I/O
IGN
Low Enter in Stand-by Mode if also PSU_EN is low
Pull
down
High Enter in Run Mode
IGN_ON
Low IGN is high
Open
drain
High IGN is low
PSU_EN
Low Enter in Stand-by Mode if also IGN is low
Pull
down
High Enter in Run Mode
VS_DIS
Low Enable VSB, VSC, VSD tracking regulators
Pull
down
High Disable VSB, VSC, VSD tracking regulators
Table 2. Pins description (continued)
Pin # Name Description
Pins configuration L9758
8/30 DocID14273 Rev 5
Ref_Sel
Low Voltage reference for VSA tracking regulator is VDD5
Pull
down
High
Voltage reference for VSA tracking regulator is
VTRACK_REF
RSTL
Low VDDL output regulator out of range (under voltage)
Open
collector
High VDDL output regulator fully operational
RST5
Low VDD5 output regulator out of range (under voltage)
Open
collector
High VDD5 output regulator fully operational
VPROG1
Low VKAM regulator output programmed to 1V
Pull up
High VKAM regulator output programmed to 1.5V
VPROG2
Low VSTBY regulator output programmed to 2.6V
Pull up
High VSTBY regulator output programmed to 3.3V
VPROG3
Low VDLL regulator output programmed to 2.6V
Pull up
High VDLL regulator output programmed to 3.3V
CORE_DIS
Low Enable VDLL and VCORE linear regulators
Pull
down
High Disable VDLL and VCORE linear regulators
STBY_OK
Low VSTBY output regulator out of range (under voltage)
Open
drain
High VSTBY output regulator fully operational
Table 3. Control pins description (continued)
Pin name
Logic
level
Description
Type of
I/O
DocID14273 Rev 5 9/30
L9758 Functional block diagram
29
2 Functional block diagram
Figure 2. Functional block diagram
/LQHDU9ROWDJH&RQWUROOHU
/LQHDU9ROWDJH&RQWUROOHU
9''/
9&25(
$QDORJ
08;
/LQHDU9ROWDJH5HJXODWRU
9''
7UDFNLQJ5HJXODWRU
7UDFNLQJ5HJXODWRU
7UDFNLQJ5HJXODWRU
96&
7UDFNLQJ5HJXODWRU
96$
96%
96'
%RRVW
&RQWURO
60362VF
0+]
%DQG
*DS
5HI
&KDUJH
3XPS
%XFN
6ZLWFKPRGH
3RZHU
6XSSO\
2VFLOODWRU
'LYLGHU
3RZHU
8S'Q
9.$09UHJ
99P$
99P$
67%<9UHJ
%DQGJDS
9$
99$
9$
P$
P$
P$
5(6(7/RJLF
2SHQ'UDLQ
62)7
67$57
(1B5(*
62)767$57
P$
(1B5(*
(1B5(*
9352*
9%$7
9352*
9%$7B6
%2267
5(6B6
*1'B6
9%$7B6:
5(;7
9352*
567B7,0
&25(B',6
75$&.B5()
5()B6(/
96B',6
,*1
368B(1
*1'
)
)
)
)
)
)
)
+
.
.

+
)
)
Q)
967%<
67%<B2.
9.$0
6:
)'%.
9%
9''/B)'%.
9&25(B'59
9''/B'59
567
567/
.
5WLP
9''
96$
96&
96%
)
)
96'
,*1B21
)
9''/8QGHUYROWDJH
9''8QGHUYROWDJH
3RZHU2Q5HVHW
.
9%$7
67%<
9%$7
581
9&25(B)'%.
9&25(B)'%.
9''/
*$'*36

L9758

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
Power Management Specialized - PMIC Multiple output Volt Reg Engine Ctrl
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet