OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

NBSG86AMNHTBG

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P17
NBSG86A
www.onsemi.com
4
Figure 4. Configuration for OR/NOR Function
Table 4. OR/NOR TRUTH TABLE**
0
0
1
1
D0
1
1
1
1
D1
b
0
1
0
1
SEL
or b
0
1
1
1
Q
Q
SEL
VTD0
Q
SEL
VTD0
50 W
50 W
VTD1
VTD1
50 W
50 W
50 W
50 W
VTSEL
V
CC
VT or V
BB
b
D0
D0
D1
D1
** D0, D1, SEL are inverse of D0, D1, SEL unless specified
otherwise.
Q
SEL
VTD0
Q
SEL
VTD0
50 W
50 W
VTD1
VTD1
50 W
50 W
50 W
50 W
VTSEL
b
D0
D0
D1
D1
Figure 5. Configuration for XOR/XNOR Function
1
0
0
D1
0
1
0
1
SEL
XOR b
0
1
1
0
Q
Table 5. XOR/XNOR TRUTH TABLE**
0
0
1
1
D0
1
b
** D0, D1, SEL are inverse of D0, D1, SEL unless specified oth-
erwise.
D0
Q
SEL
VTD0
Q
SEL
VTD0
50 W
50 W
D0
D1
VTD1
VTD1
50 W
50 W
D1
50 W
50 W
VTSEL
Figure 6. Configuration for 2:1 MUX Function
D1
D0
Q
Table 6. 2:1 MUX TRUTH TABLE**
1
0
SEL
** D0, D1, SEL are inverse of D0, D1, SEL unless specified
otherwise.
NBSG86A
www.onsemi.com
5
Table 7. Interfacing Options
INTERFACING OPTIONS CONNECTIONS
CML Connect VTD0, VTD1, VTSEL and VTD0, VTD1 to V
CC
LVDS Connect VTD0, VTD1, VTD0 and VTD1 together. Leave VTSEL open.
AC−COUPLED Bias VTD0, VTD1, VTSEL and VTD0, VTD1 Inputs within (VIHCMR) Common Mode Range
RSECL, PECL, NECL Standard ECL Termination Techniques
LVTTL, LVCMOS An external voltage should be applied to the unused complementary differential input.
Nominal voltage 1.5 V for LVTTL and V
CC
/2 for LVCMOS inputs.
Table 8. ATTRIBUTES
Characteristics Value
Internal Input Pulldown Resistors (R
1
)
75 kW
Internal Input Pullup Resistor (R
2
)
37.5 kW
ESD Protection Human Body Model
Machine Model
Charged Device Model
> 1 KV
> 50 V
> 4 KV
Moisture Sensitivity (Note 6) Pb−Free Level 1
Flammability Rating Oxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
6. For additional information, see Application Note AND8003/D.
Table 9. MAXIMUM RATINGS
Symbol Parameter Condition 1 Condition 2 Rating Unit
V
CC
Positive Power Supply V
EE
= 0 V 3.6 V
V
EE
Negative Power Supply V
CC
= 0 V −3.6 V
V
I
Positive Input
Negative Input
V
EE
= 0 V
V
CC
= 0 V
V
I
v V
CC
V
I
w V
EE
3.6
−3.6
V
V
V
INPP
Differential Input Voltage |D
n
− D
n
|, |SEL − SEL| V
CC
− V
EE
w 2.8 V
V
CC
− V
EE
< 2.8 V
2.8
|V
CC
− V
EE
|
V
V
I
IN
Input Current Through R
T
(50 W Resistor)
Static
Surge
45
80
mA
mA
I
out
Output Current Continuous
Surge
25
50
mA
mA
T
A
Operating Temperature Range −40 to +85 °C
T
stg
Storage Temperature Range −65 to +150 °C
q
JA
Thermal Resistance (Junction−to−Ambient)
(Note 7)
0 lfpm
500 lfpm
41.6
35.2
°C/W
°C/W
q
JC
Thermal Resistance (Junction−to−Case) 2S2P (Note 7) 4.0 °C/W
T
sol
Wave Solder Pb−Free < 3 sec @ 260°C 265 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
7. JEDEC standard multilayer board − 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.
NBSG86A
www.onsemi.com
6
Table 10. DC CHARACTERISTICS, INPUT WITH LVPECL OUTPUT V
CC
= 2.5 V; V
EE
= 0 V, T
A
= −40°C to +85°C (Note 8)
Symbo
l
Characteristic
−40°C 25°C 85°C
Unit
Min Typ Max Min Typ Max Min Typ Max
POWER SUPPLY CURRENT
I
EE
Negative Power Supply Current 23 30 39 23 30 39 23 30 39 mA
LVPECL OUTPUTS (Note 9)
V
OH
Output HIGH Voltage 1460 1510 1560 1490 1540 1590 1515 1565 1615 mV
V
OL
Output LOW Voltage
(OLS = V
CC
)
(OLS = V
CC
− 0.4 V)
(OLS = V
CC
− 0.8 V, OLS = FLOAT)
(OLS = V
CC
− 1.2 V)
(OLS = V
EE
)
555
1235
775
1455
1005
705
1295
895
1505
1095
855
1385
1015
1585
1215
595
1270
810
1490
1040
745
1330
930
1540
1130
895
1420
1050
1620
1250
625
1295
840
1510
1065
775
1355
960
1560
1155
925
1445
1080
1640
1275
mV
V
OUTPP
Output Voltage Amplitude
(OLS = V
CC
)
(OLS = V
CC
− 0.4 V)
(OLS = V
CC
− 0.8 V, OLS = FLOAT)
(OLS = V
CC
− 1.2 V)
(OLS = V
EE
)
670
125
510
0
325
800
215
615
5
415
660
120
505
0
320
795
210
610
0
410
655
120
500
0
320
790
210
605
5
410
mV
DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE−ENDED (Figures 11 & 13) (Note 10)
V
IH
Input HIGH Voltage (Single−Ended)
D, D
, SEL, SEL
1200 V
CC
1200 V
CC
1200 V
CC
mV
V
IL
Input LOW Voltage (Single−Ended)
D, D
, SEL, SEL
0 V
CC
−
150
0 V
CC
−
150
0 V
CC
−
150
mV
V
th
Input Threshold Reference Voltage
Range (Note 11)
950 V
CC
–75
950 V
CC
–75
950 V
CC
–75
mV
V
ISE
Single−Ended Input Voltage (V
IH
–
V
IL
)
150 2600 150 2600 150 260 mV
DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 12 & 14) (Note 12)
V
IHD
Differential Input HIGH Voltage (D, D,
SEL, SEL
)
1200 V
CC
1200 V
CC
1200 V
CC
mV
V
ILD
Differential Input LOW Voltage (D, D,
SEL, SEL
)
0 V
CC
−
75
0 V
CC
−
75
0 V
CC
−
75
mV
V
ID
Differential Input Voltage (V
IHD
–
V
ILD
) (D, D, SEL, SEL)
75 2600 75 2600 75 2600 mV
V
IHCMR
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 13) (Figure 15)
1200 2500 1200 2500 1200 2500 mV
I
IH
Input HIGH Current (@V
IH
) D, D
SEL, SEL
30
5
100
50
30
5
100
50
30
5
100
50
mA
I
IL
Input LOW Current (@V
IL
) D, D
SEL, SEL
20
5
100
50
20
5
100
50
20
5
100
50
mA
TERMINATION RESISTORS
R
TIN
Internal Input Termination Resistor 45 50 55 45 50 55 45 50 55
W
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm.
8. Input and output parameters vary 1:1 with V
CC
.
9. LVPECL outputs loaded with 50 W to V
CC
− 2 V for proper operation.
10.Vth, V
IH
, V
IL,,
and V
ISE
parameters must be complied with simultaneously.
11. Vth is applied to the complementary input when operating in single−ended mode. V
th
= (V
IH
− V
IL
) / 2.
12.V
IHD
, V
ILD,
V
ID
and V
CMR
parameters must be complied with simultaneously.
13.V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differen-
tial input signal.
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P17

NBSG86AMNHTBG

Mfr. #:
Buy NBSG86AMNHTBG
Manufacturer:
ON Semiconductor
Description:
Logic Gates BBG SIGE DIF SMRTGTE OUTPUT LEVEL
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet